Example Programs - Mitsubishi Electric MELSEC iQ-R Series Programming Manual

Hide thumbs Also See for MELSEC iQ-R Series:
Table of Contents

Advertisement

Example programs

In order to maintain synchronizing between master CPU and slave CPU, start synchronizing by the following procedure.
This program example is explained in the "Q series Motion compatible device assignment" for operating system software
version "07" or later.
1.
Match the relationship of the controlling position of the master CPU and slave CPU.
2.
Set the "[Rq.324] Connection command of synchronous encoder via device/master CPU (M11602+4n)" in the slave CPU
ON, and confirm the connection is valid in "[St.321] Synchronous encoder axis connecting valid flag (M10441+10n)".
3.
Start synchronous control of the output axis in the slave CPU, and operate the input axis of the master CPU.
If synchronous control in the output axis of the slave CPU is started after operating the input axis of the master CPU first, the
synchronous relationship between the master CPU and slave CPU will deviate for the movement up until the synchronous
control in the output axis of the slave CPU was started.
When ending synchronous control, end synchronous control after stopping operation of the input axis.
Setting of program example
■Master CPU: CPU No.2
• Input axis : Servo input axis Axis 3
• Output axis : Axis 1
• Multiple CPU advanced synchronous control setting
Item
Multiple CPU advanced synchronous control CPU setting
Status device setting
Synchronous controlling
Master CPU input axis
Status for each CPU
Error status for each CPU and axis
■Slave CPU: CPU No.3
• Input axis : Synchronous encoder axis Axis 8 (Select master CPU servo input axis Axis 3)
• Output axis : Axis 16
• Multiple CPU advanced synchronous control setting
Item
Multiple CPU advanced synchronous control CPU setting
Status device setting
Synchronous controlling
Master CPU input axis
Status for each CPU
Error status for each CPU and axis
CPU No.2
1: Master CPU
M128
Transfer information
Error information
D1800
D2000
CPU No.2
M128
Transfer information
Error information
D1800
D2000
CPU No.3
M192
D1801
D2010
CPU No.3
2: Slave CPU
M192
M256
D8000
D1801
D2010
8 AUXILIARY AND APPLIED FUNCTIONS
8.4 Multiple CPU Advanced Synchronous Control
8
195

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec iq-r16mtcpuMelsec iq-r32mtcpuMelsec iq-r64mtcpu

Table of Contents