Revision History - Xilinx 7 Series User Manual

Fpgas configurable logic block
Hide thumbs Also See for 7 Series:
Table of Contents

Advertisement

DISCLAIMER
The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum
extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES
AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including
negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with,
the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage
(including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such
damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct
any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce,
modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions
of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos; IP cores may be
subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-
safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical
applications, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos.
Automotive Applications Disclaimer
AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS
OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR
REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL,
PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY
PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY
TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.
© Copyright 2011–2016 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands
included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective
owners.

Revision History

The following table shows the revision history for this document.
Date
Version
03/01/2011
1.0
03/28/2011
1.1
09/30/2011
1.2
01/30/2012
1.3
11/05/2012
1.4
7 Series FPGAs CLB User Guide
Xilinx Initial release.
Added devices XC7K355T, XC7K420T, and XC7K480T to
have been revised for clarity.
Added last sentence under
Updated CLB features in
Table
added
ASMBL Architecture
under
Carry
Logic. Added lasts sentence under
sentence under
Slice Multiplexer Timing
Table 5-5
for clarity. Added
section.
Revised
Table
1-2. Added fifth paragraph under
Only). Clarified last paragraph under
Changed "uniformity" to "optimized" in last bullet under
Changed "unified" to "scalable" in first sentence under
7A350T device from
Table
Added reference to 7 Series FPGA Libraries Guide to
SLICEM
Only),
Shift Registers (Available in SLICEM
Changed "T
" to "T
CEO
CECK
Characteristics.
www.xilinx.com
Revision
7 Series CLB
Features. Added
1-3. Added first sentence under
section, and
CLB Slices
heading. Added last paragraph
Using Carry
Parameters. Modified
Devices Using Stacked Silicon Interconnect (SSI) Technology
Distributed RAM (Available in SLICEM
Global Controls GSR and
1-2. Deleted 7V1500T and 7VH290T devices from
" in
Figure 5-2
and first bullet under
Table
1-3. Portions of the text
Table 1-3
and
Table
1-4.
CLB
Arrangement,
Logic. Added second
Table
5-2,
Table
5-4, and
GTS.
7 Series CLB
Features.
Device
Resources. Deleted
Table
Distributed RAM (Available in
Only), and
Flip-Flop
Primitives.
General Timing
UG474 (v1.8) September 27, 2016
1-4.

Advertisement

Table of Contents
loading

Table of Contents