Marantz SR5006 Service Manual page 146

Av surround receiver
Hide thumbs Also See for SR5006:
Table of Contents

Advertisement

ADV7623 Block diagram
XTAL
XTAL1
RXA_C
RXB_C
RX
PLL
RXC_C
RXD_C
RXA_0
EQUALIZER
SAMPLER
RXA_1
RXA_2
RXB_0
SAMPLER
RXB_1
EQUALIZER
RXB_2
General
RXC_0
EQUALIZER
SAMPLER
RXC_1
Highly flexible 36-bit pixel output interface
RXC_2
RXD_0
Internal EDID RAM for HDMI and graphics
RXD_1
EQUALIZER
SAMPLER
RXD_2
Dual STDI (standard identification) function support
CEC
CEC
CONTROLLER
Any-to-any, 3 × 3 color space conversion (CSC) matrix
5V_DETA
2 programmable interrupt request output pins
5V_DETB
5V DETECT
5V_DETC
5V_DETD
Simultaneous analog processing and HDMI monitoring
HP_CTRLA
RX HPD
HP_CTRLB
CONTROLLER
APPLICATIONS
HP_CTRLC
HP_CTRLD
EP_MISO
Advanced TVs
SPI MASTER/
EP_MOSI
SLAVE
EP_CS
EP_SCK
PDP HDTVs
DDCA_SDA
LCD TVs (HDTV ready)
DDCA_SCL
DDCB_SDA
DDCB_SCL
LCD/DLP® rear projection HDTVs
DDCC_SDA
DDCC_SCL
CRT HDTVs
DDCD_SDA
DDCD_SCL
LCoS™ HDTVs
PWRDN
GLOBAL
CONTROLS
AVR video receivers
RESET
LCD/DLP front projectors
SCL
SDATA
I
2
C
CONTROLLER
ALSB
HDTV STBs with PVR
CS
Projectors
FUNCTIONAL BLOCK DIAGRAM
ADV7844 (HDMI : U4)
SCART
CVBS
SCART RGB
ADC
+ CVBS
CVBS
ADC
YC
ADC
SD/PS
ADC
YPbPr
HD YpbPr
GRAPHICS
RGB
HDMI 1
TMDS
DDC
HDMI 2
TMDS
DDC
HDMI 3
TMDS
DDC
HDMI 4
TMDS
DDC
S/PDIF
ARC_1±
ARC
ARC_2±
VIDEO DATA
DE
VS
HS
AUDIO DATA
SYNC
PACKET
MEASUREMENT
PROCESSOR
INFOFRAME
PACKET
MEMORY
EDID
RAM
RX EDID/
REPEATER
CONTROLLER
ADV7623
SDRAM
48
CVBS
CVBS
SDP
SCART G
CVBS
3D YC
SCART B
S-VIDEO
SCART
SCART R
CP
Y/G
YPbPr
525p/625p
Pb/B
720p/1080i
1080p/
Pb/R
UXGA
RGB
36
4
DEEP
COLOR
HDMI Rx
FAST
SWITCH
HDCP
KEYS
ADV7844
Figure 1.
VIDEO DATA
AUDIO DATA
ADV7844
OSD
VIDEO DATA
AUDIO DATA
AUDIO
PROCESSOR
AUDIO
CAPTURE
ARC
RECEIVER
HS/VS
FIELD/DE
CLK
HS/VS
DATA
FIELD/DE
CLK
HS/VS
FIELD/DE
36-BIT
YCbCr/RGB
CLK
DATA
2
I
S
AUDIO
S/PDIF
OUTPUT
5
DSD
HBR
MCLK
MCLK
SCLK
SCLK
TO AUDIO
PROCESSOR
146
DE
VS
HS
VIDEO DATA
DE
VS
HS
AUDIO DATA
DE
VS
HS
CH0
CH1
CH2
TX
PLL
TXC
TX0
TX1
TX2
TXDDC_SDA
TXDDC_SCL
INT1
INT2
INT_TX
AP0_IN
AP1_IN
AP2_IN
AP3_IN
AP4_IN
AP5_IN
SCLK_IN
MCLK_IN
AP0_OUT
AP1_OUT
AP2_OUT
AP3_OUT
AP4_OUT
AP5_OUT
SCLK_OUT
MCLK_OUT
HPD_ARC–
ARC+

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents