Integrated Circuit Diagrams - Bose FreeSpace 4400 Service Manual

Hide thumbs Also See for FreeSpace 4400:
Table of Contents

Advertisement

Integrated Circuit Diagrams

PINOUT DIAGRAM
IEC LOGIC SYMBOLS
LOGIC DIAGRAM
74ACT573M, Octal D-Type Latch
PINOUT DIAGRAM
BLOCK DIAGRAM
IN1
IN2
1
16
IN1
D1
D2
2
15
S1
S2
3
14
IN2
V
ADG452
V
4
13
SS
DD
GND
TOP VIEW
V
5
12
L
S4
S3
6
11
IN3
D4
D3
7
10
IN4
IN3
8
9
IN4
SWITCHES SHOWN FOR A LOGIC 1 INPUT
Pin Function Descriptions
Pin No.
Mnemonic
Description
1
IN1
Logic Control Input.
2
D1
Drain Terminal. Can be an input or an output.
3
S1
Source Terminal. Can be an input or an output.
4
V
Most Negative Power Supply Potential in Dual Supplies.
SS
In single-supply applications, it can be connected to GND.
5
GND
Ground (0 V) Reference.
6
S4
Source Terminal. Can be an input or an output.
7
D4
Drain Terminal. Can be an input or an output.
8
IN4
Logic Control Input.
9
IN3
Logic Control Input.
10
D3
Drain Terminal. Can be an input or an output.
11
S3
Source Terminal. Can be an input or an output.
12
V
Logic Power Supply (5 V).
L
13
V
Most Positive Power Supply Potential.
DD
14
S2
Source Terminal. Can be an input or an output.
15
D2
Drain Terminal. Can be an input or an output.
16
IN2
Logic Control Input.
ADG452BRZ, SPST Switch
PIN DESCRIPTION
PIN No
SYMBOL
NAME AND FUNCTION
1
OE
3 State Output Enable
Input (Active LOW)
2, 3, 4, 5, 6,
D0 to D7
Data Inputs
7, 8, 9
12, 13, 14,
Q0 to Q7
3-State Latch Outputs
15, 16, 17,
18, 19
11
LE
Latch Enable Input
10
GND
Ground (0V)
20
V
Positive Supply Voltage
CC
TRUTH TABLE
N I
P
U
T
S
O
OE
L
E
D
X
H
X
N
O
L
L
X
L
H
L
H
L
H
X : Don't care
Z : High Impedance
NOTE: Outputs are latched at the time when the input is taken LOW logic level
S1
Truth Table - ADG452
D1
S2
ADG452 In Switch Condition
D2
1
ADG452
S3
0
D3
S4
D4
BLOCK DIAGRAM
ADG409
S1A
S4A
S1B
S4B
1-OF-4
DECODER
A0
A1
U
T
P
U
T
Q
Z
Al
C
H
A
N
G
E
L
X
H
0
0
1
1
ADG409, Analog Multiplexer
PINOUT DIAGRAM
Pin Description
PIN N°
1, 4, 9, 12
2, 5, 10, 13
3, 6, 8, 11
On
7
Off
14
Truth Table
A
H
H
74VHC132, Quad 2-Input Schmitt
94
PINOUT DIAGRAM
A0
1
DA
EN
2
V
3
SS
S1A
ADG409
4
TOP VIEW
S2A
5
(Not to Scale)
DB
S3A
6
S4A
7
DA
8
EN
ADG409 Truth Table
A0
EN
X
0
0
1
1
1
0
1
1
1
IEC LOGIC SYMBOLS
SYMBOL
NAME AND FUNCTION
1A to 4A
Data Inputs
1B to 4B
Data Inputs
1Y to 4Y
Data Outputs
GND
Ground (0V)
V
Positive Supply Voltage
CC
B
Y
L
L
H
L
H
H
L
H
H
NAND Gate
16
A1
GND
15
14
V
DD
S1B
13
S2B
12
S3B
11
10
S4B
DB
9
ON SWITCH
PAIR
NONE
1
2
3
4
L

Advertisement

Table of Contents
loading

Table of Contents