Bose FreeSpace 4400 Service Manual page 104

Hide thumbs Also See for FreeSpace 4400:
Table of Contents

Advertisement

Integrated Circuit Diagrams
TSC80251G2D 44-pin PLCC Package
P1.5/CEX2/MISO
P1.6/CEX3/SCL/SCK/WAIT#
P1.7/A17/CEX4/SDA/MOSI/WCLK
RST
P3.0/RXD
AWAIT#
P3.1/TXD
P3.2/INT0#
P3.3/INT1#
P3.4/T0
P3.5/T1
TSC80251G2D Pin Assignment
P
L
C
C
N
a
m
e
1
V
S
S
1
2
P
1
0 .
T /
2
3
P
1
1 .
T /
2
E
X
4
P
1
2 .
E /
I C
5
P
1
3 .
C /
E
X
0
6
P
1
4 .
C /
E
X
1
S /
S
#
7
P
1
5 .
C /
E
X
/ 2
M
S I
O
8
P1.6/CEX3/SCL/SCK/WAIT
9
P1.7/A17/CEX4/SDA/MOSI/WCL
1
0
R
S
T
1 1
P
3
0 .
R /
X
D
1
2
A
W
A
T I
#
1
3
P
3
1 .
T /
X
D
1
4
P
. 3
/ 2
N I
T
0
#
1
5
P
. 3
/ 3
N I
T
1
#
1
6
P
3
4 .
T /
0
1
7
P
3
5 .
T /
1
1
8
P
. 3
/ 6
W
R
#
1
9
P
3
7 .
A /
1
6
R /
D
#
2
0
X
T
A
L
2
2
1
X
T
A
L
1
2
2
V
S
S
7
39
P0.4/AD4
8
38
P0.5/AD5
9
37
P0.6/AD6
10
36
P0.7/AD7
11
35
EA#/VPP
TSC80251G2D
12
34
NMI
13
33
ALE/PROG#
14
32
PSEN#
15
31
P2.7/A15
16
30
P2.6/A14
17
29
P2.5/A13
N
a
m
e
P
L
C
C
2
3
V
S
S
2
2
4
P
2
0 .
A /
8
P
2
1 .
A /
9
2
5
P
2
2 .
A /
1
0
2
6
P
2
3 .
A /
1 1
2
7
P
2
4 .
A /
1
2
2
8
2
9
P
2
5 .
A /
1
3
30
P2.6/A14
31
P2.7/A15
P
S
E
N
#
3
2
A
L
E
P /
R
O
G
#
3
3
N
M
I
3
4
3
5
E
A
#
V /
P
P
3
6
P
0
7 .
A /
D
7
P
0
6 .
A /
D
6
3
7
P
0
5 .
A /
D
5
3
8
P
0
4 .
A /
D
4
3
9
P
0
3 .
A /
D
3
4
0
4
1
P
0
2 .
A /
D
2
4
2
P
0
1 .
A /
D
1
P
0
0 .
A /
D
0
4
3
V
D
D
4
4
TSC80251G2D, Microprocessor
Block Diagram
P3(A16)
P2(A15-8)
P1(A17)
P0(AD7-0)
PSEN#
ROM
EPROM
RAM
PORTS 0-3
OTPROM
1 Kbyte
32 KB
ALE/PROG#
16-bit Memory Code
16-bit Memory Address
EA#/VPP
AWAIT#
Bus Interface Unit
CPU
VDD
VSS
VSS1
VSS2
Product Name Signal Description
Signal
Name
Type
Description
th
18
Address Bit
Output to memory as 18th external address bit (A17) in extended bus
A17
O
applications, depending on the values of bits RD0 and RD1 in UCONFIG0
byte.
th
17
Address Bit
Output to memory as 17th external address bit (A16) in extended bus
A16
O
applications, depending on the values of bits RD0 and RD1 in UCONFIG0
byte.
Address Lines
(1)
A15:8
O
Upper address lines for the external bus.
Address/Data Lines
(1)
AD7:0
I/O
Multiplexed lower address lines and data for the external memory.
Address Latch Enable
ALE signals the start of an external bus cycle and indicates that valid
ALE
O
address information are available on lines A16/A17 and A7:0. An external
latch can use ALE to demultiplex the address from address/data bus.
Real-time Asynchronous Wait States Input
When this pin is active (low level), the memory cycle is stretched until it
becomes high. When using the Product Name as a pin-for-pin replacement
AWAIT#
I
for a 8xC51 product, AWAIT# can be unconnected without loss of
compatibility or power consumption increase (on-chip pull-up).
Not available on DIP package.
PCA Input/Output pins
CEX4:0
I/O
CEXx are input signals for the PCA capture mode and output signals for
the PCA compare and PWM modes.
External Access Enable
EA# directs program memory accesses to on-chip or off-chip code memory.
For EA# = 0, all program memory accesses are off-chip.
EA#
I
For EA# = 1, an access is on-chip ROM if the address is within the range of
the on-chip ROM; otherwise the access is off-chip. The value of EA# is
latched at reset.
For devices without ROM on-chip, EA# must be strapped to ground.
PCA External Clock input
ECI
O
ECI is the external clock input to the 16-bit PCA timer.
SPI Master Input Slave Output line
When SPI is in master mode, MISO receives data from the slave
MISO
I/O
peripheral. When SPI is in slave mode, MISO outputs data to the master
controller.
SPI Master Output Slave Input line
MOSI
I/O
When SPI is in master mode, MOSI outputs data to the slave peripheral.
When SPI is in slave mode, MOSI receives data from the master controller.
External Interrupts 0 and 1
INT1#/INT0# inputs set IE1:0 in the TCON register. If bits IT1:0 in the
INT1:0#
I
TCON register are set, bits IE1:0 are set by a falling edge on INT1#/INT0#.
If bits IT1:0 are cleared, bits IE1:0 are set by a low level on INT1#/INT0#.
104
Timers 0, 1 and 2
UART
Baud Rate Generator
Event and Waveform
Controller
TWI/SPI/mWire
Controller
Watchdog Timer
RST
Power Management
XTAL2
Clock Unit
Clock System Prescaler
XTAL1
Keyboard Interface
Interrupt Handler
NMI
Unit

Advertisement

Table of Contents
loading

Table of Contents