Table of Contents
Advertisement
M
o
t
h
e
r
b
o
a
r
d
D
e
s
c
r
i
p
t
i
o
n
M
o
t
h
e
r
b
o
a
r
d
D
e
s
c
r
i
p
t
i
o
n
M
o
t
h
e
r
b
o
a
r
d
D
e
s
c
r
i
p
t
i
o
n
Note: Because the overclock, overvoltage, and hardware monitor features
are controlled by several separate chipset, [ WarpSpeeder™ ] divide these
features to separate panels. If one chipset is not on board, the correlative
button in Main panel will be disabled, but will not interfere other panels'
functions. This property can make [ WarpSpeeder™ ] utility more robust.
45
Advertisement
Table of Contents
