32Kb Rom Memory Map - Texas Instruments OMAP36 Series Technical Reference Manual

www.ti.com
26.4.2 Memory Map
26.4.2.1 ROM Memory Map
Figure 26-6 shows the ROM memory map.
• ROM exception vectors
Exceptions are redirected to ROM exception vectors (see
redirected to the public ROM code startup. Other exceptions are redirected to RAM handlers by
loading appropriate addresses in the PC register.
Address
14000h
14004h
14008h
1400Ch
14010h
14014h
14018h
1401Ch
• ROM code cyclic redundancy check (CRC)
The ROM code CRC is calculated as 32-bit CRC code (CRC-32-IEEE 802.3) for the address range
14000h – 1BFFFh. The 4-byte CRC code is stored at location 14020h.
• Dead loops
Dead loops are branch instructions coded in ARM mode. They have multiple purposes (see
Table 26-8).
SWPU177N – December 2009 – Revised November 2010
Public Version
Figure 26-6. 32KB ROM Memory Map
0x1BFFF
Void
ROM code version
0x1BFFC
Code and data
Reserved for
non-GP devices
0x14200
Code
0x14100
Dead loops
0x14080
ROM CRC
0x14020
ROM exc. vectors
0x14000
Table 26-7. ROM Exception Vectors
Exception
Reset
Undefined
Software interrupt (SWI)
Prefetch abort
Data abort
Unused
IRQ
FIQ
Copyright © 2009–2010, Texas Instruments Incorporated
Device Initialization by ROM Code
init-022
Table 26-7). The reset exception is
Content
Branch to the public ROM code startup
PC = 4020FFC8h
PC = 4020FFCCh
PC = 4020FFD0h
PC = 4020FFD4h
PC = 4020FFD8h
PC = 4020FFDCh
PC = 4020FFE0h
3523
Initialization