Sony STR-DA2800ES Service Manual page 154

Multi channel av receiver
Hide thumbs Also See for STR-DA2800ES:
Table of Contents

Advertisement

STR-DA2800ES
NETWORK BOARD IC101 CXD9998G-CB (AUDIO/VIDEO SIGNAL DECODER)
Pin No.
Pin Name
A2
TXVP_0
A4
TXVN_1
A5
TANA_0
A6 to A8
RX2B to RX0B
A9
RXCKB
A12
AOBCK
A13
NS_XTALI
A14 to
CH2_M to CH0_M
A16
A17
CLK_M
A18
EXT_CAP
A19
VDACG_OUT
A21, A22
VDIN26, VDIN24
A24
VDIN15
A25
VDIN13
A26 to
VDIN11, VDIN9,
A28
VDIN7
B3
TXVN_0
B4
TXVP_1
B5
TANA_1
B6 to B8
RX2 to RX0
B9
RXCK
B10
SCL
B12
AOLRCK
B13
NS_XTALO
B14 to
CH2_P to CH0_P
B16
B17
CLK_P
B18
EXT_RES
B19
VDACB_OUT
B21, B22
VDIN27, VDIN25
B23
VDIN16
B24
VDIN14
B26 to
VDIN12, VDIN8,
B28
VDIN5
C1
FOIN
C2
FOIP
C4
AVSS33_LD
C5
AVDD33_COM
C7, C8
VDD33_HDMI_RX
C10
SDA
C11
AOSDATA0
C12
AOMCLK
C14
TP_PLLG
C15
AVDD33_XTAL
C17
AVDD33_HDMI_TX
C18
VDACR_OUT
C19
VDACX_OUT
C20
VDIN29
C21
VDIN31
C22, C23
VDIN20, VDIN18
C24
CEC
C25
HDMISCK
C26 to
VDIN10, VDIN4,
C28
VDIN3
D1
FPDOCD
D3
RSTI
154
I/O
O
Transmit data (positive) output terminal
I
Receive data (negative) input terminal
-
Ethernet analog test terminal
I
TMDS data (negative) input terminal
I
TMDS clock (negative) signal input terminal
Bit clock signal output to the D/A converter (for network audio section) and digital audio inter-
O
face receiver
O
System clock signal output terminal (27 MHz)
O
TMDS data (negative) output to the HDMI input selector
O
TMDS clock (negative) signal output to the HDMI input selector
-
External capacitor connection terminal
O
Component video signal output to the video amplifi er
I/O
Not used
I/O
Not used
O
Data selection signal output terminal
I/O
Not used
I
Receive data (positive) input terminal
O
Transmit data (negative) output terminal
-
Ethernet analog test terminal
I
TMDS data (positive) input terminal
I
TMDS clock (positive) signal input terminal
O
I2C serial data transfer clock signal output to the real time clock and IR controller
L/R sampling clock signal output to the D/A converter (for network audio section) and digital
O
audio interface receiver
I
System clock signal input terminal (27 MHz)
O
TMDS data (positive) output to the HDMI input selector
O
TMDS clock (positive) signal output to the HDMI input selector
-
External resistor connection terminal
O
Component video signal output to the video amplifi er
I/O
Not used
I/O
Not used
O
Reset signal output to the IR controller
I/O
Not used
I
Not used
I
Not used
-
Ground terminal
-
Power supply terminal (+3.3V)
-
Power supply terminal (+3.3V)
I/O
Two-way I2C serial data bus with the real time clock and IR controller
O
Audio signal output to the digital audio interface receiver
Master clock signal output to the D/A converter (for network audio section) and digital audio
O
interface receiver
-
Test terminal
-
Power supply terminal (+3.3V)
-
Power supply terminal (+3.3V)
O
Component video signal output to the video amplifi er
O
Composite video signal output to the video amplifi er
I/O
Not used
I/O
Two-way I2C serial data bus with the EEPROM
I/O
Not used
I/O
HDMI CEC data input/output terminal
O
I2C serial data transfer clock signal output to the HDMI input selector
I/O
Not used
I
Laser power monitor signal input terminal
I
Reset signal input terminal
Description
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
"L": reset
Not used
Not used
Not used

Advertisement

Table of Contents
loading

Table of Contents