Mitsubishi Electric Melsec QJ71LP21 Reference Manual page 31

Q corresponding melsecnet/h network system
Hide thumbs Also See for Melsec QJ71LP21:
Table of Contents

Advertisement

1
OVERVIEW
GX Developer
1 - 10
(5)
Enhancement and compatibility of the network functions
(a)
Because of the 32-bit data assurance, data with double word precision
(32 bits) can be assured without an interlock.
(Refer to Section 6.2.1, "32-bit data assurance.")
CPU module
device W
Updated part
of refresh A
Updated part
of refresh B
Updated part
of refresh C
(b)
Through the station-based block data assurance for cyclic data, it is
possible to manipulate multiple word data without interlocks.
(Refer to Section 6.2.2, "Station-based block data assurance for cyclic
data.")
CPU module
device W
Updated part
of refresh A
Updated part
of refresh B
Updated part
of refresh C
(c)
In the network debug mode, the network functions of user programs can
be tested in the online environment without affecting systems being
operated.
(Refer to Section 5.2.5, "Mode.")
Being debugged
Data
receive
possible
Network module
LW
Refresh A
Positional data 1 lower
Positional data 2 lower
Refresh B
Positional data 9 lower
Positional data 10 lower
Refresh C
Network module
LW
Refresh A
Station No. 1
Station No. 2
Refresh B
(Host)
Station No. 3
Refresh C
Station No. 4
Systems being operated
LB/LW
MELSECNET/H
MELSEC-Q
Link refresh in
32-bit units
higher
higher
higher
higher
1 - 10

Hide quick links:

Advertisement

Table of Contents

Troubleshooting

loading

Table of Contents