Closing The Ibert Demonstration; Running The Gtz Ibert Demonstration; Connecting The Gtz Transceiver And Reference Clocks - Xilinx Virtex-7 FPGA VC7222 IBERT Getting Started Manual

Vivado design suite 2014.2. characterization kit ibert
Hide thumbs Also See for Virtex-7 FPGA VC7222 IBERT:
Table of Contents

Advertisement

Closing the IBERT Demonstration

To stop the IBERT demonstration:
1.
2.

Running the GTZ IBERT Demonstration

The GTZ IBERT demonstration example provided here operates all 8 lanes of the GTZ
transceiver at the same time.

Connecting the GTZ Transceiver and Reference Clocks

Figure 1-20
and Q300B) on the Rev. B VC7222 board.
X-Ref Target - Figure 1-20
VC7222 IBERT Getting Started Guide
UG971 (v5.0) June 12, 2014
Close the Vivado Design Suite application by selecting File > Exit.
Place the main power switch SW1 in the off position.
shows the locations for the two GTZ transceiver Quads (GTZ Quads Q300A
Figure 1-20: GTZ Quad Location
www.xilinx.com
Running the GTZ IBERT Demonstration
Send Feedback
25

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents