Denon S-301 Service Manual page 69

QQ
3 7 63 1515 0
DSD1791DBR (IC118: 1U-3692)
Block Diagram
PLRCK
Audio
PBCK
Data Input
PDATA I/F
DBCK
TE
L 13942296513
DSDL
DSDR
RST
MDI
Function
Control
MC
I/F
MS
ZEROL
Zero
ZEROR
Detect
www
.
http://www.xiaoyu163.com
PLRCK
1
PBCK
2
PDATA 3
DBCK 4
SCK
5
RST
6
V
7
DD
DGND 8
AGNDF 9
V R
10
CC
AGNDR
11
V R–
12
OUT
V R+
13
OUT
V
14
COM
⋅ 8
Oversampling
Advanced
Digital
Segment
Filter
and
Modulator
Function
Control
System
Clock
Manager
x ao u163
y
i
http://www.xiaoyu163.com
2 9
8
28 MS
27 MC
26 MDI
25 DSDL
24 DSDR
ZEROL
23
ZEROR
22
21 V F
CC
20 V L
CC
AGNDL
19
V L–
18
OUT
V L+
17
OUT
AGNDC
16
15 V C
CC
Current
V L–
OUT
Segment
DAC
V L+
OUT
and
I/V Buffer
Q Q
Bias
3 6 7 1 3 1 5
V
COM
and
DAC
Vref
Current
V R+
OUT
Segment
DAC
V R–
OUT
and
I/V Buffer
Power Supply
co
.
69
9 4 2 8
D/S and Filter
0 5 8 2 9 9 4 2 8
D/S and Filter
m
S-301
9 9
9 9