Arb Operation; Figure 4-1. Daqarb 5411 Block Diagram - National Instruments DAQArb 5411 User Manual

High-speed arbitrary waveform generator
Hide thumbs Also See for DAQArb 5411:
Table of Contents

Advertisement

Arb Operation

RTSI Bus
Instruction
FIFOs
IFIFO
Control
Clock
Controls
Filter
Controls
Bus
Interface
© National Instruments Corporation
This chapter describes how to use your DAQArb 5411.
Figure 4-1 shows the DAQArb 5411 block diagram.
DDS +
Lookup
Memory
AMM
RTSI
Control
Control
Waveform
DDS
Sequencer
Control
Analog
Trigger
Control
Control
Data Path
ISA/PCI Channel
The DAQArb 5411 consists of a bus interface that communicates with
the ISA bus for the AT-5411 or the PCI bus for the PCI-5411. The bus
interface block handles Plug and Play protocols for assigning resources
to the device and providing drivers for the data and address bus that are
local to the device. The waveform sequencer performs multiple
Memory Connector
Digital
Filter
DAC

Figure 4-1. DAQArb 5411 Block Diagram

4-1
Chapter
4
Memory
Controller
Pattern
Generation
Circuit
ARB
Attenuators,
Filter, and
Amplifier
SYNC
Level
Crossing
Detector
PLL Ref
PLL and
Clocking
DAQArb 5411 User Manual

Advertisement

Table of Contents
loading

Table of Contents