Sign In
Upload
Manuals
Brands
Maxim Integrated Manuals
Microcontrollers
MAX32650
Maxim Integrated MAX32650 Manuals
Manuals and User Guides for Maxim Integrated MAX32650. We have
1
Maxim Integrated MAX32650 manual available for free PDF download: User Manual
Maxim Integrated MAX32650 User Manual (411 pages)
Brand:
Maxim Integrated
| Category:
Microcontrollers
| Size: 10 MB
Table of Contents
Table of Contents
2
Overview
23
Block Diagram
24
Figure 1-1: MAX32650-MAX32652 Block Diagram
24
Memory, Register Mapping, and Access
26
Memory, Register Mapping, and Access Overview
26
Figure 2-1: MAX32650-MAX32652 Code Memory Mapping
27
Standard Memory Regions
28
Code Space
28
Figure 2-2 Code Memory Mapping
28
SRAM Space
29
Peripheral Space
30
External RAM Space
30
External Device Space
30
System Area (Private Peripheral Bus)
31
System Area (Vendor Defined)
31
Device Memory Instances
31
Main Program Flash Memory
31
Cache Memories
31
External Memory Cache Controller (EMCC)
31
Information Block Flash Memory
31
System SRAM
32
AES Key and Working Space Memory
32
MAA Key and Working Space Memory
32
TPU Memory
32
AHB Interfaces
32
Core AHB Interfaces
32
AHB Masters
32
Peripheral Register Map
33
APB Peripheral Base Address Map
33
Table 2-1: APB Peripheral Base Address Map
33
AHB Peripheral Base Address Map
35
Table 2-2: AHB Peripheral Base Address Map
35
System Clocks, Reset, and Power Management
36
Oscillator Sources and Clock Switching
37
120Mhz Internal Main High-Speed Oscillator
37
40Mhz Low Power Internal Oscillator
37
7.3728Mhz Internal Oscillator
37
32.768Khz External Crystal Oscillator
38
8Khz Ultra-Low Power Nano-Ring Internal Oscillator
38
System Oscillators Reset
39
Figure 3-1: Clock Block Diagram
39
Power Management
40
Operating Modes
40
ACTIVE Mode
40
SLEEP Low Power Mode
40
Figure 3-2: SLEEP Mode Clock Control
41
BACKGROUND Low Power Mode
42
Figure 3-3: BACKGROUND Mode Clock Control
43
DEEPSLEEP Low Power Mode
44
Figure 3-4: DEEPSLEEP Clock Control
45
BACKUP Low Power Mode
46
Figure 3-5: BACKUP Mode Clock Control
47
Shutdown State
48
Device Resets
48
Peripheral Reset
48
Soft Reset
48
System Reset
48
Power-On Reset
48
Table 3-1: Reset and Low Power Mode Effects
49
Cache
50
Instruction Cache Controller
51
Enabling ICC0/ICC1
51
Disabling ICC0/ICC1
51
Figure 3-6: MAX32650-MAX32652 Cache Controllers Diagram
51
Flushing the ICC0/ICC1 Cache
52
Instruction Cache Controller Registers
52
Instruction Cache Controller Register Details
52
Table 3-2: Instruction Cache Controller Register Addresses and Descriptions
52
Table 3-3: ICC Cache ID Register
52
Table 3-4: ICC Memory Size Register
52
External Memory Cache Controller
53
RAM Memory Management
53
RAM Zeroization
53
Table 3-5: ICC Cache Control Register
53
Table 3-6: ICC Invalidate Register
53
RAM Low Power Modes
54
Global Control Registers (GCR)
54
Table 3-7: Global Control Register Addresses and Descriptions
54
Global Control Register Details
55
Table 3-8: System Control Register
55
Table 3-9: Reset Register 0
57
Table 3-10: System Clock Control Register
59
Table 3-11: Power Management Register
61
Table 3-12: Peripheral Clock Divisor Register
62
Table 3-13: Peripheral Clock Disable Register 0
63
Table 3-14: Memory Clock Control Register
65
Table 3-15: Memory Zeroization Control Register
67
Table 3-16: System Status Flag Register
69
Table 3-17: Reset Register 1
69
Table 3-18: Peripheral Clock Disable Register 1
71
Table 3-19: Event Enable Register
73
Function Control Registers
74
Table 3-20: Revision Register
74
Table 3-21: System Status Interrupt Enable Register
74
Function Control Register Details
75
Table 3-22: Function Control Registers
75
Table 3-23: Function Control Register 0
75
Table 3-24: Autocalibration Function Control Register 1
76
Table 3-25: Autocalibration Function Control Register 2
76
AES Key Registers
77
Table 3-26: Autocalibration Function Control Register 3
77
Table 3-27: Hyperbus/Xccela Clock Control Register
77
Table 3-28: AES Key Register Addresses and Descriptions
77
AES Key Register Details
78
Power Supply Monitoring
78
Table 3-29: AES Key 0 and 1 Registers
78
Table 3-30: AES Key 2 and 3 Registers
78
AOD Low Power Control Registers
79
AOD Low Power Control Register Details
79
Table 3-31: Always-On-Domain Power Control Registers, Offsets, and Descriptions
79
Table 3-32: Low Power Voltage Control Register
79
Table 3-33: Low Power GPIO Wakeup Interrupt Enable Registers
81
Table 3-34: Low Power GPIO Wakeup Flag Registers
81
Table 3-35: USB Wakeup Status Register
81
Table 3-36: Low Power USB Wakeup Enable Register
82
Table 3-37: Low Power RAM Power Control Register
82
Interrupts and Exceptions
84
Features
84
Interrupt Vector Table
84
Table 4-1: MAX32650 Interrupt Vector Table
84
General-Purpose I/O and Alternate Function Pins
87
Features
87
General Description
87
Table 5-1: GPIO Port, Pin Name and Alternate Function Matrix, 140 WLP
89
Table 5-2: GPIO Port, Pin Name and Alternate Function Matrix, 144 TQFP
92
Table 5-3: GPIO Port, Pin Name and Alternate Function Matrix, 96 WLP
95
Gpio
99
Input Mode Configuration
99
Output Mode Configuration
99
Alternate Function Configuration
99
Input Modes and Pulldown/Pullup Strength Selection
100
Configuring GPIO (External) Interrupts
100
GPIO Interrupt Vectors
100
Table 5-4: Input Mode Configuration
100
Table 5-5: GPIO Port Interrupt Vector Mapping
100
Using GPIO for Wakeup from Low Power Modes
101
GPIO Registers
101
Table 5-6: GPIO Wakeup Interrupt Vector
101
Table 5-7: GPIO Registers
101
GPIO Register Details
103
Table 5-8: GPIO Port 0 Enable Register
103
Table 5-9: GPIO Port 1 to Port 3 Enable Registers
104
Table 5-10: GPIO Port 0 to Port 3 Enable Atomic Set Registers
104
Table 5-11: GPIO Port 0 to Port 3 Enable Atomic Clear Registers
104
Table 5-12: GPIO Port 0 Output Enable Register
104
Table 5-13: GPIO Port 1 to Port 3 Output Enable Registers
105
Table 5-14: GPIO Port 0 to Port 3 Output Enable Atomic Set Registers
105
Table 5-15: GPIO Port 0 to Port 3 Output Enable Atomic Clear Registers
106
Table 5-16: GPIO Port 0 to Port 3 Output Registers
106
Table 5-17: GPIO Port 0 to Port 3 Output Atomic Set Registers
106
Table 5-18: GPIO Port 0 to Port 3 Output Atomic Clear Registers
106
Table 5-19: GPIO Port 0 to Port 3 Input Registers
107
Table 5-20: GPIO Port 0 to Port 3 Interrupt Mode Registers
107
Table 5-21: GPIO Port 0 to Port 3 Interrupt Polarity Registers
107
Table 5-22: GPIO Port 0 to Port 3 Input Enable Registers
108
Table 5-23: GPIO Port 0 to Port 3 Interrupt Enable Registers
108
Table 5-24: GPIO Port 0 to Port 3 Interrupt Enable Atomic Set Registers
108
Table 5-25: GPIO Port 0 to Port 3 Interrupt Enable Atomic Clear Registers
108
Table 5-26: GPIO Port 0 to Port 3 Interrupt Status Registers
109
Table 5-27: GPIO Port 0 to Port 3 Interrupt Clear Registers
109
Table 5-28: GPIO Port 0 to Port 3 Wakeup Enable Registers
109
Table 5-29: GPIO Port 0 to Port 3 Wakeup Enable Atomic Set Registers
109
Table 5-30: GPIO Port 0 to Port 3 Wakeup Enable Clear Registers
110
Table 5-31: GPIO Port 0 to Port 3 Interrupt Dual Edge Mode Registers
110
Table 5-32: GPIO Port 0 to Port 3 Pullup Pulldown Selection 0 Registers
110
Table 5-33: GPIO Port 0 to Port 3 Pullup Pulldown Selection 1 Registers
110
Table 5-34: GPIO Port 0 to Port 3 Alternate Function Select Registers
111
Table 5-35: GPIO Port 0 to Port 3 Alternate Function Select Atomic Set Registers
111
Table 5-36: GPIO Port 0 to Port 3 Alternate Function Select Clear Registers
111
Table 5-37: GPIO Port 0 to Port 3 Drive Strength Selection 0 Registers
112
Table 5-38: GPIO Port 0 to Port 3 Drive Strength Selection 1 Registers
112
Table 5-39: GPIO Port 0 to Port 3 Pulldown/Pullup Select Registers
112
Table 5-40: GPIO Port 0 Supply Voltage Select Register
112
Table 5-41: GPIO Port 1 Supply Voltage Select Register
113
Table 5-42: GPIO Port 2 Supply Voltage Select Register
113
Table 5-43: GPIO Port 3 Supply Voltage Select Register
113
Flash Controller
115
Overview
115
Usage
115
Clock Configuration
115
Table 6-1: Internal Flash Memory Organization
115
Flash Write
116
Flash Write Width
116
Lock Protection
116
Table 6-2: Valid Addresses for 32-Bit and 128-Bit Internal Flash Writes
116
Mass Erase
117
Page Erase
117
Flash Controller Registers
117
Table 6-3: Page Boundary Address Range for Page Erase Operations
117
Table 6-4: Flash Controller Registers
117
Flash Controller Register Details
118
Table 6-5: Flash Controller Interrupt Register
120
Table 6-6: Flash Controller Data Register 0
120
Table 6-7: Flash Controller Data Register 1
121
Table 6-8: Flash Controller Data Register 2
121
Table 6-9: Flash Controller Data Register 3
121
External Memory
122
Overview
122
SPI Execute-In-Place Flash
122
SPIXF Master Controller
122
SPI Pin Configuration
123
Figure 7-1. Simplified Block Diagram
123
Table 7-1: SPI Header Format
124
Table 7-2: Clock Polarity and Phase Combinations
126
Figure 7-2. SPIXF Mode
127
Figure 7-3. SPIXF Transaction Delay
128
Table 7-3: Encrypted Data Write Order to SPIX Flash Memory
129
Table 7-4. SPIXF Master Controller Register Offsets, Names, Access and Description
129
Table 7-5. SPIXF Controller Configuration Register
129
Table 7-6. SPIXF Controller Slave Select Polarity Register
131
Table 7-7. SPIXF Controller General Control Register
131
Table 7-8. SPIXF Controller FIFO Control and Status Register
133
Table 7-9. SPIXF Controller Special Control Register
134
Table 7-10. SPIXF Controller Interrupt Status Register
134
Table 7-11. SPIXF Controller Interrupt Enable Register
135
Table 7-12. SPIXF Master Controller FIFO Register Offsets, Names, Access and Description
136
Table 7-13. SPIXF Master Controller TX FIFO Register
136
SPIXF Master
137
Table 7-14. SPIXF Master Controller TX FIFO Register
137
Figure 7-4. Supported SPI Configuration
138
Figure 7-5. SPIXF Delay Configuration
139
Table 7-15. SPIXF Master Register Addresses (Base ADDR = 0X4002 6000)
141
Table 7-16. SPIXF Configuration Register
141
Table 7-17. SPIXF Fetch Control Register
142
Table 7-18. SPIXF Mode Control Register
143
Table 7-19. SPIXF Mode Data Register
144
Table 7-20. SPIXF SCK Feedback Control Register
144
Table 7-21. SPIXF I/O Control Register
144
Table 7-22. SPIXF Memory Security Control Register
145
Table 7-23. SPIXF Bus Idle Detection
145
SPI Execute-In-Place RAM
146
SPIXR Master Controller Registers
146
Table 7-24. SPIXR Master Controller Register Offsets, Names, Access and Descriptions
146
SPIXR Register Details
147
Table 7-25. SPIXR FIFO Data Register
147
Table 7-26. SPIXR Master Signals Control Register
147
Table 7-27. SPIXR Transmit Packet Size Register
148
Table 7-28. SPIXR Static Configuration Register
149
Table 7-29. SPIXR Slave Select Timing Register
150
Table 7-30. SPIXR Master Baud Rate Generator
150
Table 7-31. SPIXR DMA Control Register
152
Table 7-32. SPIXR Interrupt Status Flag Register
153
Table 7-33. SPIXR Interrupt Enable Register
154
Table 7-34. SPIXR Wakeup Flag Register
155
Table 7-35. SPIXR Wakeup Enable Register
155
Table 7-36. SPIXR Active Status Register
156
Table 7-37. SPIXR External Memory Control Register
156
External Memory Cache Controller (EMCC)
157
Features
157
Enabling the EMCC
157
Disabling the EMCC
157
EMCC Registers
157
EMCC Register Details
158
Table 7-38: External Memory Cache Controller Register Addresses and Descriptions
158
Table 7-39: EMCC Cache ID Register
158
Table 7-40: EMCC Memory Size Register
158
Table 7-41: EMCC Cache Control Register
158
Table 7-42: EMCC Invalidate Register
159
Secure Digital Host Controller
160
Overview
160
Features
160
Signals and Pins
161
Figure 7-6: SDHC Block Diagram
161
Table 7-43: SDHC Alternate Function Mapping to SDHC Specification Pin Names
161
SDHC Peripheral Clock Selection
162
Usage
162
Figure 7-7: SD Bus Protocol - no Response and no Data Operations
163
Figure 7-8: SD Bus Protocol - Multi-Block Read Operation
163
SD Command Generation
164
SDHC Registers
164
Figure 7-9: SD Bus Protocol - Multi Block Write Operation
164
Table 7-44: Registers Used to Generate SD Commands
164
Table 7-45: SDHC Register Offsets, Names and Descriptions
164
SDHC Register Details
166
Table 7-46: SDHC SDMA System Address / Argument Register
166
Table 7-47: SDHC SDMA Block Size Register
166
Table 7-48: SDHC SDMA Block Count Register
168
Table 7-49: SDHC SDMA Argument 1 Register
168
Table 7-50: SDHC SDMA Transfer Mode Register
168
Table 7-51: Summary of How Register Settings Determine Type of Data Transfer
170
Table 7-52: SDHC Command Register
170
Table 7-53: Relationship between Parameters and the Name of Response Type
171
Table 7-54: SDHC Response 0 Register
171
Table 7-55: SDHC Response 1 Register
171
Table 7-56: SDHC Response 2 Register
172
Table 7-57: SDHC Response 3 Register
172
Table 7-58: SDHC Response 4 Register
172
Table 7-59: SDHC Response 5 Register
172
Table 7-60: SDHC Response 6 Register
173
Table 7-61: SDHC Response 7 Register
173
Table 7-62: SDHC Response Register Mapping to SD Host Controller Response Register Convention
173
Table 7-63: Kind of SD Card Response Mapping to SDHC Response Registers
173
Table 7-64: SDHC Buffer Data Port Register
174
Table 7-65: SDHC Present State Register
174
Table 7-66: SDHC Host Control 1 Register
176
Table 7-67: SDHC Power Control Register
177
Table 7-68: SDHC Block Gap Control Register
177
Table 7-69: SDHC Wakeup Control Register
179
Table 7-70: SDHC Clock Control Register
180
Table 7-71: SDHC Timeout Control Register
181
Table 7-72: SDHC Software Reset Register
181
Table 7-73: SDHC Normal Interrupt Status Register
183
Table 7-74: Transfer Complete and Data Timeout Error Priority and Status
185
Table 7-75: Command Complete and Command Timeout Error Priority and Status
185
Table 7-76: SDHC Error Interrupt Status Register
185
Table 7-77: SDHC Normal Interrupt Status Register
187
Table 7-78: SDHC Error Interrupt Status Enable Register
188
Table 7-79: SDHC Normal Interrupt Signal Enable Register
189
Table 7-80: SDHC Error Interrupt Signal Enable Register
190
Table 7-81: SDHC Auto CMD Error Status Register
191
Table 7-82: SDHC Host Control 2 Register
192
Table 7-83: SDHC Capabilities Register 0
193
Table 7-84: SDHC Capabilities Register 1
195
Table 7-85: SDHC Maximum Current Capabilities Register
196
Table 7-86: SDHC Force Event Register for Auto CMD Error Status Register
196
Table 7-87: SDHC Force Event Register for Error Interrupt Status
197
Table 7-88: SDHC ADMA Error Status Register
197
Table 7-89: SDHC ADMA System Address Register 0
199
Table 7-90: SDHC ADMA System Address Register 1
199
Table 7-91: Preset Value Register Example
199
Table 7-92: Preset Value Register Selection Conditions
200
Table 7-93: SDHC Preset Value 0 to Preset Value 7 Registers
200
Table 7-94: SDHC Slot Interrupt Status Register
201
Table 7-95: SDHC Host Controller Version Register
201
Hyperbus/Xccela High Speed Memory Controller Interface
202
Hyperbus/Xccela Signal Descriptions
203
Related Specifications
203
Table 7-96: Hyperbus, Xccela Bus Pin Mapping and Signal Descriptions
203
Reading and Writing to a Slave Device from Firmware
204
Data Cache
204
Hyperbus/Xccela Memory Transfers
205
Figure 7-10: Hyperbus Command-Address Sequence
205
External Memory Reset
206
Hyperbus/Xccela Interrupts
206
Hyperbus/Xccela Registers
206
Table 7-97: Hyperbus Register Names, Offsets, Access and Descriptions
206
Table 7-98: HBMC Status Register
206
Table 7-99: HBMC Interrupt Enable Control Register
207
Table 7-100: HBMC Interrupt Status Flags Register
208
Table 7-101: HBMC CS0# Memory Base Address Register
208
Table 7-102: HBMC Memory Configuration 0 Registers
209
Table 7-103: HBMC Memory Timing Register 0
210
Table 7-104: Latency Value Mapped to Hyperram and Xccela PSRAM Latency Cycles
211
Standard DMA Controller
212
DMA Channel Operation
212
Figure 8-1: DMAC Block Diagram
212
Table 8-1: DMA Channel Registers
212
DMA Channel Arbitration and DMA Bursts
213
Table 8-2: Channel Reload Registers
213
DMA Source and Destination Addressing
214
Table 8-3: Source and Destination Address Definition
214
Data Movement from Source to DMA FIFO
215
Data Movement from the DMA FIFO to Destination
215
Table 8-4: Data Movement from Source to DMA FIFO
215
Table 8-5: Data Movement from the DMA FIFO to Destination
215
Count-To-Zero Condition
216
Chaining Buffers
216
DMA Interrupts
217
Channel Timeouts
217
10-Bit Timer
217
Table 8-6: DMA Channel Timer Frequency Selection
217
Table 8-7: Standard DMA Registers, Offsets, Access and Descriptions
218
Channel and Register Access Restrictions
218
Table 8-8: DMA Control Register
219
Table 8-9: DMA Interrupt Register
219
Table 8-10: Standard DMA Channel 0 to Channel 15 Offsets
219
Standard DMA Register Details
219
Table 8-11: Dman Channel Registers, Offsets, Access and Descriptions
220
Table 8-12: DMA Configuration Register
220
Standard DMA Channel Registers
220
Table 8-13: DMA Status Register
222
Table 8-14: DMA Source Register
223
Table 8-15: DMA Destination Register
224
Table 8-16: DMA Count Register
224
Table 8-17: DMA Source Reload Register
224
Table 8-18: DMA Destination Reload Register
224
Table 8-19: DMA Count Reload Register
225
Overview
226
Linear Feedback Shift Register
227
Table 9-1: Common CRC Polynomials
227
Figure 9-1: Galois Field CRC and LFSR Architecture
228
Table 9-2: CRC Registers
228
CRC Register Details
229
Table 9-3: CRC Control Register
231
Table 9-4: CRC DMA Source Register
231
Table 9-5: CRC DMA Destination Register
231
Table 9-6: CRC DMA Count Register
231
Table 9-7: CRC Data Input Registers
232
Table 9-8: CRC Data Output Registers
232
Table 9-9: CRC Polynomial Register
232
Table 9-10: CRC Value Register
233
Table 9-11: CRC Pseudo-Random Number Generator Register
233
Analog to Digital Converter
234
Figure 10-1: Analog to Digital Converter Block Diagram
235
Clock Configuration
235
Table 10-1: ADC Clock Frequency and ADC Conversion Time (�������������� = 120������, ���හ
236
Power-Up Sequence
236
Conversion
237
Data Conversion Output Alignment
238
Table 10-2: Input and Reference Scale Support by ADC Input Channel
238
Table 10-3: ADC Data Register Alignment Options
238
Data Limits and out of Range Interrupts
240
Figure 10-2: ADC Limit Engine
240
Power-Down Sequence
241
Table 10-4. ADC Registers, Offsets and Descriptions
241
Table 10-5: ADC Control Register
242
ADC Register Details
242
Table 10-6: ADC Status Register
243
Table 10-7: ADC Data Register
243
Table 10-8: ADC Interrupt Control Register
244
Table 10-9: ADC Limit 0 to 3 Registers
244
Color LCD-TFT Controller
246
Functional Overview
247
AHB Master Interface and DMA FIFO Operation
248
Figure 11-1: Color LCD Block Diagram
248
Signals and Pins
249
Table 11-1: CLCD Pins and Signal Description
249
Pixel Process Engine
250
Table 11-2: CLCD Data Format Little Endian Byte, Little Endian Pixel (LBLP)
251
Table 11-3: CLCD Data Format Big Endian Byte, Big Endian Pixel (BBBP)
251
Table 11-4: CLCD Data Format Little Endian Byte, Big Endian Pixel (LBBP)
252
Table 11-5 Palette RAM Data Format for CLCD_PALETTE_RAM[0:255] Registers
252
Palette RAM
252
Table 11-6 STN Data Output Format Per Clock Cycle
253
Table 11-7 LCD Panel Signals
253
Panel/Pixel Clock Generation
253
Table 11-8 PCLK to PIXEL Clock Divide Ratios
254
LCD Panel Timing Generation
254
Table 11-9 LCD Interface Register Offsets, Names and Descriptions
255
Table 11-10: CLCD Clock Register
255
Interrupt Operation
255
Table 11-11: CLCD Vertical Timing Register 0
256
Table 11-12: CLCD Vertical Timing Register 1
257
Table 11-13: CLCD Horizontal Timing Register
258
Table 11-14: CLCD Control Register
258
Table 11-15: CLCD Frame Buffer Register
260
Table 11-16: CLCD Interrupt Enable Register
260
Table 11-17: CLCD Interrupt Status Register
261
Table 11-18: CLCD Palette RAM Registers 0 to 255
261
12 Uart
262
UART Frame Characters
262
UART Interrupts
263
Table 12-1: Example Baud Rate Calculation Results, Target Bit Rate = 1.8Mbps
264
UART DMA Using the TX and RX Fifos
264
Table 12-2: UART Register Offsets, Names, Access and Descriptions
265
TX FIFO DMA Operation
265
Table 12-3: UART Control 0 Register
266
UART Register Details
266
Table 12-4: UART Control 1 Register
267
Table 12-5: UART Status Register
267
Table 12-6: UART Interrupt Enable Register
269
Table 12-7: UART Interrupt Flags Register
269
Table 12-8: UART Rate Integer Register
271
Table 12-9: UART Baud Rate Decimal Register
271
Table 12-10: UART FIFO Register
271
Table 12-11: UART DMA Configuration Register
272
Table 12-12: UART TX FIFO Data Output Register
272
I²C Master/Slave Features
273
START and STOP Conditions
274
Figure 13-1: I 2 C Write Data Transfer
275
Bit Transfer Process
275
Figure 13-2: I 2 C Specification Min and Max Clock Parameters
276
I2C Interrupt Sources
276
Transmit and Receive Fifos
277
Table 13-1: I 2 C Address Byte Format
278
Interactive Receive Mode
279
Figure 13-3: I 2 C Clock Period
282
SCL Clock Generation
282
Table 13-2: I2C Registers
283
Master Mode Receiver Operation
283
Table 13-3: I C Control 0 Register
284
Table 13-4: I C Status Register
285
Table 13-5: I C Interrupt Flag 0 Register
286
Table 13-6: I C Interrupt Enable 0 Register
288
Table 13-7: I 2 C Interrupt Flag 1 Register
290
Table 13-8: I 2 C Interrupt Enable 1 Register
290
Table 13-9: I C FIFO Length Register
291
Table 13-10: I C Receive Control 0 Register
291
Table 13-11: I C Receive Control 1 Register
292
Table 13-12: I C Transmit Control 0 Register
292
Table 13-13: I C Transmit Control 1 Register
293
Table 13-14: I C Data Register
293
Table 13-15: I C Master Mode Control Register
294
Table 13-16: I C SCL Low Control Register
294
Table 13-17: I C SCL High Control Register
294
Table 13-18: I C Timeout Register
295
Table 13-19: I C Slave Address Register
295
Table 13-20: I C DMA Register
296
Pulse Train Engine
297
Enabling and Disabling a Pulse Train Output
299
Table 14-1: Pulse Train Engine Registers
300
Table 14-2: Pulse Train Engine Global Enable/Disable Register
300
Pulse Train Halt and Disable
300
Table 14-3: Pulse Train Engine Resync Register
302
Table 14-4:Pulse Train Engine Stopped Interrupt Flag Register
305
Table 14-5: Pulse Train Engine Interrupt Enable Register
307
Table 14-6: Pulse Train Engine Safe Enable Register
309
Table 14-7: Pulse Train Engine Safe Disable Register
311
Table 14-8: Pulse Train Engine Configuration Register
313
Table 14-9: Pulse Train Mode Bit Pattern Register
313
Table 14-10: Pulse Train N Loop Configuration Register
313
Table 14-11: Pulse Train N Automatic Restart Configuration Register
314
Timers
316
Timer Pin Functionality
317
Figure 15-1: One-Shot Mode Diagram
318
One-Shot Mode Configuration
319
Figure 15-2: Continuous Mode Diagram
320
Continuous Mode (001B)
320
Continuous Mode Configuration
321
Figure 15-3: Counter Mode Diagram
322
Counter Mode (010B)
322
Counter Mode Configuration
323
PWM Mode (011B)
324
Figure 15-4: Capture Mode Diagram
326
Capture Mode (100B)
326
Capture Mode Configuration
327
Figure 15-5: Counter Mode Diagram
328
Compare Mode (101B)
328
Compare Mode Configuration
329
Figure 15-6: Gated Mode Diagram
330
Gated Mode (110B)
330
Capture/Compare Mode (111B)
331
Table 15-1: Timer Register Offset, Names, Access and Descriptions
332
Table 15-2: Timer Count Registers
332
Table 15-3: Timer Compare Registers
332
Table 15-4: Timer PWM Register
332
Table 15-5: Timer Interrupt Registers
333
Table 15-6: Timer Control Registers
333
Table 15-7: Timer Non-Overlapping Compare Registers
335
Figure 16-1: Watchdog Timer Block Diagram
336
Watchdog Timer (WDT)
336
Table 16-1: Watchdog Timer Interrupt Period
337
Features
337
Enabling the Watchdog Timer
338
Table 16-2: Watchdog Timer Register Offsets, Names and Descriptions
339
Table 16-3: Watchdog Timer Control Register
339
Detection of a Watchdog Reset Event
339
Table 16-4: Watchdog Timer Reset Register
340
Table 17-1: OWM Pin to Alternate Function Mapping
342
Wire Master
342
Pin Configuration
343
Figure 17-1: 1-Wire Signal Interface
344
Networking Layers
344
Figure 17-2: 1-Wire Reset Pulse
345
Read and Write Time Slots
345
Figure 17-3: 1-Wire Write Time Slot
346
Figure 17-4: 1-Wire Read Tme Slot
346
OWM Read Time Slot
346
Figure 17-5: 1-Wire ROM ID Fields
347
Table 17-2: 1-Wire ROM Commands
347
Standard Speed and Overdrive Speed
347
Read ROM Command
348
Table 17-3: 1-Wire Slave Device ROM ID Field
348
Match ROM and Overdrive Match ROM Commands
349
Resume Communication Command
350
Resetting the OWM
351
Reading an 8-Bit Value from the 1-Wire Bus
352
Table 17-4: OWM Register Offsets, Names, Access and Descriptions
352
Table 17-5: OWM Configuration Register
353
OWM Register Details
353
Table 17-6: OWM Clock Divisor Register
354
Table 17-7: OWM Control/Status Register
354
Table 17-8: OWM Data Register
355
Table 17-9: OWM Interrupt Flag Register
355
Table 17-10: OWM Interrupt Enable Register
356
USBHS 2.0 Hi-Speed Host Interface with PHY
357
USBHS Bus Signals
358
Table 18-1: USB Bus States Indicated by the Differential Pair (D+, D-)
359
USBHS Device Endpoints
359
USBHS Reset
360
Endpoint 0 Error Handling
361
Table 18-2: USB Bulk in Endpoints Options
361
Bulk out Endpoints
362
Table 18-3: USB Isochronous in Endpoint Options
363
Isochronous Endpoints
363
Table 18-4: USB Isochronous out Endpoint Options
364
Table 18-5: USBHS Device Register Offsets, Names, Access and Descriptions
364
USBHS Device Registers
364
Table 18-6: USBHS Device Address Register
365
Table 18-7: USBHS Power Management Register
366
Table 18-8: USBHS in Endpoints Interrupt Flags Register
367
Table 18-9: USBHS out Endpoints Interrupt Flags Register
368
Table 18-10: USBHS in Endpoints Interrupt Enable Register
369
Table 18-11: USBHS out Endpoints Interrupt Enable Register
370
Table 18-12: USBHS Signaling Interrupt Status Flag Register
371
Table 18-13: USBHS Signaling Interrupt Enable Register
371
Table 18-14: USBHS Frame Number Register
372
Table 18-15: USBHS Register Index Select Register
372
Table 18-16: USBHS Test Mode Register
372
Endpoint Register Access Control
373
Table 18-17: USB Memory Mapped Register Access for Endpoints 1 to 11
373
Table 18-18: USBHS in Endpoint Maximum Packet Size Register
374
Table 18-19: USBHS in Endpoint Lower Control & Status Register
374
Table 18-20: USBHS Endpoint 0 Control Status Register
375
Table 18-21: USBHS in Endpoint Upper Control Register
376
Table 18-22: USBHS out Endpoint Maximum Packet Size Register
377
Table 18-23: USBHS out Endpoint Lower Control Status Register
378
Table 18-24: USBHS out Endpoint Upper Control Status Register
379
Table 18-25: USBHS Endpoint out FIFO Byte Count Register
380
Table 18-26: USBHS Endpoint 0 in FIFO Byte Count Register
380
Table 18-27: USBHS FIFO for Endpoint N Register
381
Table 18-28: USBHS Endpoint Count Info Register
381
Table 18-29: USBHS RAM Info Register
382
Table 18-30: USBHS Soft Reset Control Register
382
Table 18-31: USBHS Early DMA Register
382
Table 18-32: USBHS Hi-Speed Chirp Timeout Register
383
Table 18-33: USBHS Hi-Speed RESUME Delay Register
383
Figure 19-1: SPI Modes of Operation
384
Quad Serial Peripheral Interface (SPI3)
384
SPI Signals
385
SPI3 Fifos
386
Figure 19-2: SPI Mode 0, Four-Wire Communication
387
Figure 19-3: SPI Mode 0, Three-Wire Communication
387
Figure 19-4: SPI Mode 1, Four-Wire Communication
387
Timing Diagrams
387
Figure 19-5: SPI Mode 1, Three-Wire Communication
388
Figure 19-6: SPI Mode 2, Four-Wire Communication
388
Figure 19-7: SPI Mode 2, Three-Wire Communication
388
Figure 19-8: SPI Mode 3, Four-Wire Communication
389
Figure 19-9: SPI Mode 3, Three-Wire Communication
389
Table 19-1: Quad SPI (SPI3) Offsets, Register Names, Access and Descriptions
389
Table 19-2: SPI3 FIFO Data Registers
390
Table 19-3: SPI3 Control 0 Registers
390
Quad SPI Master Register Details
390
Table 19-4: SPI3 Transmit Packet Size Register
391
Table 19-5: SPI3 Control 2 Register
391
Table 19-6: SPI3 Slave Select Timing Register
392
Table 19-7: SPI3 Master Clock Configuration Registers
393
Table 19-8: SPI3 DMA Control Registers
393
Table 19-9: SPI3 Interrupt Status Flags Registers
395
Table 19-10: SPI3 Interrupt Enable Registers
395
Table 19-11: SPI3 Wakeup Status Flags Registers
397
Table 19-12: SPI3 Wakeup Enable Registers
397
Table 19-13: SPI3 Slave Select Timing Registers
397
Figure 20-1. SPIMSS Block Diagram
399
Overview
399
Figure 20-2. SPI Single-Master, Single-Slave
400
Figure 20-3. SPI Multi-Master, Multi-Slave
400
Figure 20-4. SPI Slave
400
Table 20-1. Clock Phase and Polarity Operation
401
SPIMSS Clock Phase and Polarity Control
401
Mute
402
Figure 20-5: I S Mode Right Justify Mode
403
Figure 20-6: I S Mode Left Justify Mode
403
Mode Fault (Multi-Master Collision)
404
Table 20-2: Spimssn Register Offsets, Access and Descriptions
405
SPIMSS Bit Rate Generator
405
Table 20-3. SPIMSS Data Register
406
Table 20-4: SPIMSS Control Register
406
SPIMSS Register Details
406
Table 20-5: SPIMSS Interrupt Flag Register
407
Table 20-6: SPIMSS Mode Register
408
Table 20-7: SPIMSS Bit Rate Generator Register
409
Table 20-8: SPIMSS DMA Register
409
Table 20-9: SPIMSS I 2 S Control Register
410
Trademarks
411
Advertisement
Advertisement
Related Products
Maxim Integrated MAX32600
Maxim Integrated MAX32660
Maxim Integrated MAX31782
Maxim Integrated MAX32652
Maxim Integrated MAX32664
Maxim Integrated Alameda MAXREFDES24#
Maxim Integrated MAX9276ACOAXEVKIT
Maxim Integrated MAX9280ACOAXEVKIT
Maxim Integrated MAXCOAX2STP-HSD
Maxim Integrated MAX32664A
Maxim Integrated Categories
Motherboard
Microcontrollers
Extender
Computer Hardware
Adapter
More Maxim Integrated Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL