Sony MDR-NC60 Service Manual page 14
Noise canceling headphones
Hide thumbs
Also See for MDR-NC60:
- User manual ,
- Operating instructions (2 pages) ,
- Specifications (2 pages)
Table of Contents
Advertisement
MDR-NC60
• Note for Printed Wiring Boards and Schematic Diagrams
Note on Schematic Diagram:
• All capacitors are in µF unless otherwise noted. (p: pF) 50 WV or
less are not indicated except for electrolytics and tantalums.
• All resistors are in Ω and
1
/
W or less unless otherwise specified.
4
• C : panel designation.
• A : B+ Line.
• H : adjustment for repair.
• Power voltage is dc 1.5 V and fed with regulated dc power supply
from battery terminal.
• Voltages and waveform is dc with respect to ground under no-sig-
nal conditions.
• Voltages are taken with a VOM (Input impedance 10 MΩ).
Voltage variations may be noted due to normal production toler-
ances.
• Waveform is taken with a oscilloscope.
Voltage variations may be noted due to normal production toler-
ances.
• Circled numbers refer to waveform.
• Signal path.
F
: Audio (power off)
J
: Audio (power on)
N
: Monitor
Note on Printed Wiring Boards:
• X : parts extracted from the component side.
• Y : parts extracted from the conductor side.
•
: Pattern from the side which enables seeing.
(The other layer's pattens are not indicated.)
Caution:
Pattern face side:
Parts on the pattern face side seen from
(Side B)
the pattern face are indicated.
Parts face side:
Parts on the parts face side seen from
(Side A)
the parts face are indicated.
• Waveform
ML Board IC52 1 (SW),
1
MR Board IC152 1 (SW),
4.3 Vp-p
1.05 ms
1 V/DIV, 200 ns/DIV
MDR-NC60
• IC Block Diagrams
MR Board IC101
TK70520SCL-G
5
4
CONTROL
OVER HEAT &
CIRCUIT
OVER CURRENT
PROTECTION
–
+
BANDGAP
REFERENCE
1
2
3
ML Board IC52
MR Board IC152
LTC3526BEDC#TR
EXPOSED PAD
SW
1
ANTI-RING
GND
2
VSEL
VIN
3
VBEST
VB
GATE DRIVES
AND
ANTI-CROSS
CONDUCTION
VREF
VREF
UVLO
START-UP
LOGIC
1 MHz
CLK
OSC
THERMAL
SHUTDOWN
14
14
ML Board IC6
MR Board IC106
LM4916LDX/NOPB
IN A 1
–
+
CLICK-POP &
SD 2
MODE CONTROL
MUTE 3
LOGIC
BIAS
BYPASS 4
GENERATOR
IN B 5
–
+
7
WELL
SWITCH
6
VOUT
IZERO
COMP
IPK
ERROR AMP
COMP
SLEEP COMP
IPK
VREF
5
FB
IZERO
MODE
CLAMP
CONTROL
WAKE
SHUTDOWN
SHUTDOWN
4
SHDN
10
VDD
9
OUT A
8
SE/BTL
7
OUT B
6
GND
Advertisement
Table of Contents
