Pin Descriptions; Input Pins; Input Voltage Reference Pin; Power Management Pin - Denon DVD-3910 Service Manual
Dvd audio-video/ super audio cd player
Hide thumbs
Also See for DVD-3910:
- Operating instructions manual (158 pages) ,
- Specifications (2 pages) ,
- Specification (36 pages)
Table of Contents
Advertisement
QQ
3 7 63 1515 0
Pin Descriptions
Input Pins
Pin Name
Pin #
D23-D12
See Pin
Diagram
D11–D0
See Pin
Diagram
IDCK+
IDCK-
DE
HSYNC
VSYNC
TE
L 13942296513
Input Voltage Reference Pin
Pin Name
Pin #
VREF
Power Management Pin
Pin Name
Pin #
PD#
www
.
http://www.xiaoyu163.com
Type
Description
In
Upper 12 bits of 24-bit pixel bus. Mode controlled by configuration register bit:
When BSEL = HIGH, this bus inputs the top half of the 24-bit pixel bus.
When BSEL = LOW, these bits are not used to input pixel data.
In
Bottom half of 24-bit pixel bus / 12-bit pixel bus input. Mode controlled by
configuration register bit:
When BSEL = HIGH, this bus inputs the bottom half of the 24-bit pixel bus.
When BSEL = LOW, this bus inputs ½ a pixel (12-bits) at every latch edge (both
falling and/or rising) of the clock.
57
In
Input Data Clock +. This clock is used for all input modes.
56
In
Input Data Clock –. This clock is only used in 12-bit mode when dual edge
clocking is turned off (DSEL = LOW). It is used to provide the ODD latching edges
for multi-phased clocking. If (BSEL = HIGH) or (DSEL = HIGH) this pin is unused
and should be tied to GND.
2
In
Data enable. This signal is high when input pixel data is valid to the transmitter
and low otherwise.
4
In
Horizontal Sync input control signal.
5
In
Vertical Sync input control signal.
Type
Description
3
Analog
Must be tied to 3.3V.
In
Type
Description
10
In
Power Down (active LOW). A HIGH level (3.3V) indicates normal operation and a
LOW level (GND) indicates power down mode.
x
ao
y
i
http://www.xiaoyu163.com
8
Q Q
3
6 7
1 3
u163
.
69
DVD-3910
2 9
9 4
2 8
1 5
0 5
8
2 9
9 4
m
co
9 9
2 8
9 9
Hide quick links:
Advertisement
Table of Contents
