Denon DVD-3910 Service Manual page 59

QQ
3 7 63 1515 0
Pin Name
50 TESTO
51 TESTI
52 TESTI
53 TESTO
54 VDC
55 DSADML
56 DSADMR
57 BCKASL
58 VSDSD
59 BCKAI
60 BCKAO
61 PHREFI
62 PHREFO
63 ZDFL
64 DSAL
65 ZDFR
66 DSAR
67 V SD
DD
68 ZDFC
69 DSAC
TE
L 13942296513
70 ZDFLFE
71 DSASW
72 VSDSD
73 ZDFLS
74 DSALS
75 ZDFRS
76 DSARS
77 V SD
DD
78 IOUT0
79 IOUT1
80 VSC
81 IOUT2
82 IOUT3
83 VDC
84 IOUT4
85 IOUT5
86 VSIO
87 IANCO
88 IFULL
89 IEMPTY
www
90 VDIO
91 IFRM
92 IOUTE
.
93 IBCK
94 VSC
95 TESTI
http://www.xiaoyu163.com
I/O
O Output for TEST. (open)
I Input for TEST. It fixed to "L" potential.
I Input for TEST. It fixed to "L" potential.
O Output for TEST. (open)
- +2.5V Power for CORE.
O DSD Data output terminal for Lch Down Mix.
O DSD Data output terminal for Rch Down Mix.
I I/O selection terminal of the Bit clock for DSD data output. L=input (Slave), H=output (Master)
- Ground terminal for DSD data output.
I Bit clock input terminal for DSD data output.
Input a Bit clock into this terminal at the time of BCKASL="L" potential.
O Bit clock output terminal for DSD data output.
Bit clock output from this terminal at the time of BCKASL="H" potential.
I Reference phase signal input terminal for DSD output phase modulation.
O Reference phase signal output terminal for DSD output phase modulation.
Lch zero-data detection flag (at the time of µcom setup).
O
It will be set to "H" if non-sound data continues 300 msecs.
O DSD data output terminal for Lch speaker.
Rch zero-data detection flag (at the time of µcom setup).
O
It will be set to "H" if non-sound data continues 300 msecs.
O DSD data output terminal for Rch speaker.
- +3.3V Power for DSD data output.
Cch zero-data detection flag (at the time of µcom setup).
O
It will be set to "H" if non-sound data continues 300 msecs.
O DSD data output terminal for Cch speaker.
LFEch zero-data detection flag (at the time of µcom setup).
O
It will be set to "H" if non-sound data continues 300 msecs.
O DSD data output terminal for SWch speaker.
- Ground for DSD data output.
LSch zero-data detection flag (at the time of µcom setup).
O
It will be set to "H" if non-sound data continues 300 msecs.
O DSD data output terminal for LSch speaker.
RSch zero-data detection flag (at the time of µcom setup).
O
It will be set to "H" if non-sound data continues 300 msecs.
O DSD data output terminal for RSch speaker.
O +3.3V Power for DSD data output.
O Data output terminal 0 for IEEE1394 link chip I/F.
O Data output terminal 1 for IEEE1394 link chip I/F.
- Ground for CORE.
O Data output terminal 2 for IEEE1394 link chip I/F.
O Data output terminal 3 for IEEE1394 link chip I/F.
- +2.5V Power for CORE.
O Data output terminal 4 for IEEE1394 link chip I/F.
O Data output terminal 5 for IEEE1394 link chip I/F.
- Ground for I/O.
O Transmission information data output terminal for IEEE1394 link chip I/F.
I Data transmission hold request signal input terminal for IEEE1394 link chip I/F.
I High speed transmission request signal input terminal for IEEE1394 link chip I/F.
- +3.3V Power for I/O.
x O Frame reference signal output terminal for IEEE1394 link chip I/F. ao u163
y
O Enable signal output terminal for IEEE1394 link chip I/F.
i
O Data transmission clock output terminal for IEEE1394 link chip I/F.
- Ground for CORE.
I TEST input terminal. It fixed to "H" potential.
http://www.xiaoyu163.com
2 9
8
Functions
Q Q
3 6 7 1 3 1 5
co
.
59
DVD-3910
9 4 2 8
0 5 8 2 9 9 4 2 8
m
9 9
9 9