Sony HCD-C770 Service Manual page 90

HCD-C770/C990
QQ
3 7 63 1515 0
• DVD BOARD IC607 CXD9617R (AUDIO DIGITAL SIGNAL PROCESSOR)
Pin No. Pin Name
1 VSS
XRST
2
3 EXTIN
FS2
4
5 VDDI
FS1
6
7 PLOCK
8 VSS
MCLK1
9
VDDI
10
VSS
11
MCLK2
12
MS
13
SCKOUT
14
LRCKI1
15
16 VDDE
BCKI1
17
SDI1
18
LRCKO
19
20 BCKO
TE
L 13942296513
VSS
21
22 KFSIO
23 SDO1
24 SDO2
25 SDO3
26 SDO4
SPDIF
27
LRCKI2
28
BCKI2
29
SDI2
30
VSS
31
HACN
32
HDIN
33
HCLK
34
HDOUT
35
HCS
36
SDCLK
37
CLKEN
38
39 RAS
VDDI
40
41 www VSS
CAS
42
43 DQM
.
44 CS0
45 WE0
90
http://www.xiaoyu163.com
I/O
— Ground terminal
I
Reset signal input from the system controller "L": reset
I Master clock signal input terminal Not used
I
Sampling frequency selection signal input terminal Not used
— Power supply terminal (+2.6V)
I
Sampling frequency selection signal input terminal Not used
O Internal PLL lock signal output terminal Not used
—
Ground terminal
I
System clock signal input terminal (13.5 MHz)
—
Power supply terminal (+2.6V)
—
Ground terminal
O
System clock signal output terminal (13.5 MHz)
I
Master/slave selection signal input terminal "L": slave, "H": master (fixed at "L" in this set)
O
Internal system clock signal output to the D/A converter and stream processor
I
L/R sampling clock signal (44.1 kHz) input from the digital audio processor
—
Power supply terminal (+3.3V)
I
Bit clock signal (2.8224 MHz) input from the digital audio processor
I
Front L-ch and R-ch audio serial data input from the digital audio processor
O
L/R sampling clock signal (44.1 kHz) output to the D/A converter and stream processor
O Bit clock signal (2.8224 MHz) output to the D/A converter and stream processor
—
Ground terminal
I Audio clock signal (11.2896 MHz) input from the digital audio processor
O
Front L-ch and R-ch audio serial data output to the stream processor
O Center and woofer audio serial data output to the stream processor
O
Rear L-ch and R-ch audio serial data output to the stream processor
O Audio serial data output to the D/A converter
O
S/PDIF signal output terminal Not used
I
L/R sampling clock signal (44.1 kHz) input from the A/D converter
I
Bit clock signal (2.8224 MHz) input from the A/D converter
I
Center and woofer audio serial data input from the digital audio processor
—
Ground terminal
O
Acknowledge signal output to the system controller
I
Write data input from the system controller
I
Clock signal input from the system controller
O
Read data output to the system controller
I
Chip select signal input from the system controller
O
Clock signal output terminal Not used
O
Clock enable signal output terminal Not used
O Row address strobe signal output terminal Not used
—
Power supply terminal (+2.6V)
— Ground terminal
O
Column address strobe signal output terminal Not used
x ao
y
O Output terminal of data input/output mask Not used
i
O
Chip select signal output to the S-RAM
O Write enable signal output to the S-RAM
http://www.xiaoyu163.com
8
Description
Q Q
3 6 7 1 3
u163
.
2 9 9 4 2 8
1 5 0 5 8 2 9 9 4
m
co
9 9
2 8 9 9