Sony DCR-TRV230E Service Manual page 94

Digital video camera recorder
Hide thumbs Also See for DCR-TRV230E:
Table of Contents

Advertisement

DCR-TRV230E/TRV235E/TRV325E/
TRV330E/TRV430E/TRV530E
For Schematic Diagram
• Refer to page 4-11 for VC-254 printed wiring board.
• Refer to page 4-53 for printed wiring board of FP-272 flexible.
2
3
1
VC-254 BOARD(5/18)
DV SIGNAL PROCESS(JC-2 BLOCK)
A
-REF.NO.:10000 SERIES-
47
IC3303_VDD
TO(4/18)
XX MARK:NO MOUNT
NO MARK:REC/PB MODE
R :REC MODE
P :PB MODE
B
WRX
WRX
RDX
RDX
ALE
ALE
MCCE
MCCE
MCDA0
MCDA0
MCDA1
MCDA1
MCDA2
MCDA2
C
MCDA3
MCDA3
MCDA4
MCDA4
MCDA5
48
MCDA5
TO(4/18)
MCDA6
MCDA6
MCDA7
MCDA7
XDVCN
XDVCN
LIP_SLEEP
LIP_SLEEP
LPS
LPS
D
OFR
OFR
XRST_LINK
XRST_LINK
XRST_PHY
XRST_PHY
LBUS0
LBUS0
LBUS1
LBUS1
LBUS2
LBUS2
LBUS3
LBUS3
DIR
50
TO(4/18)
DIR
E
XACC
XACC
XENA
XENA
FRL
FRL
FCLR
FCLR
52
ICLK
TO(4/18)
F
49
TO(4/18)
LCKO
Q3310_VC
G
PYOUT
PCROUT
PCBOUT
H
EYOUT
51
TO(4/18)
ECROUT
COUT
I
ECBOUT
YOUT
SPCK
J
OSDL
OSDR
COL3
53
TO(4/18)
OSDP
COL2
COL1
COL0
K
LINE_OUT_V
OSDHD
16
DV SIGNAL PROCESS-2
LANC, DV IN/OUT
/
VC-254 (5/18)
FP-272
4
5
6
7
R3337
0
40
39
38
37
36
35
34
33
32
31
30
1.9
VDD2
LBUS3
2.8
ID3
LBUS2
2.8
ID2
LBUS1
2.8
ID1
LBUS0
2.8
ID0
IC3303
VSS
1.2
DV INTERFACE
ICLK
VSS
2.8
XENA
XINEN
0
FRL
IC3303
FR
0
SN104266PN-TEB
OFR
2.7
FCLR
IFCLEAR
2.8
VDD3
TEST0
TEST1
TEST2
TEST3
TEST4
TEST5
TEST6
61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
R3345
R3330
R3333
XX
XX
0
C3333
R3339
0.01u
XX
B
R3331
R3336
R3343
4700
4700
4700
R3390
XX
R3389
0.8
XX
R3391
0.8
XX
R3328
R3334
R3340
1200
1200
1200
Q3306
± 0.5%
± 0.5%
± 0.5%
0.3
0.3
0.3
2SA1774HT2L
Q3310
BUFFER
UP04401008S0
BUFFER
R3341
R3329
R3335
XX
XX
XX
R3393
XX
R3394
0
R3392
XX
Q3305
Q3311
XX
XX
0
GND
BLKC
TEST
NC
OSC
BLKB
0
VC3
OSC
R0.1/P0
CMDCT
VBLA
0
VDD
VC2
0
VC1
XPCL
0
DATA
VC0
2.8
XVSYNC
XCS
2.6
XHSYNC
XCLK
IC3302
IC3302
MB90099PFV-G-108-BND-ER
CHARACTER GENERATOR
4-23
8
9
10
C3332
L3307
0.01u
10uH
B
C3331
10u
FB3304
4V
0uH
R3359
R3352
XX
0
C3329
0.01u
B
29
28
27
26
25
24
23
22
21
VSS
2.8
XDVCN
CNA
0
XRST_PHY
XRESETP
2.8
LIP_SLEEP
PWD
2.8
VDD3
1.9
VDD2
AVS
2.8
AVD3
2.8
AVD3
R3366
XX
1.2
R1
R3364
0
R0
12k
R3361
± 0.5%
0.1
± 0.5%
12k
TPA+
0.1
TPA-
0
TPB+
0
TPB-
2.8
R3367
AVD3
56
1.5
TPBIAS
R3365
0
± 5%
0
AVS
2.8
AVD3
R3362 0
AVS
R3363
XX
R3354
XX
R3347
XX
R3355
R3357
R3348
C3336
XX
XX
XX
XX
55
BW_Y
TO(17/18(CN1117))
R3388
R3387
XX
XX
EVF_R
NOT USE
EVF_B
R3356
R3360
2200
2200
CAIN_Y_OUT
1.0
1.0
56
TO(7/18)
CAIN_C_OUT
Q3309
0.4
UP04401008S0
BUFFER
R3351
R3358
270
220
57
LINE_OUT_V
TO(11/18)
TO(1/18,2/18,8/18,
3
SPCK
17/18(CN1104))
1.5
C3334
0.01u
B
TO(8/18,10/18,
58
XSYS_RST
11/18,13/18,
3.0
17/18(CN1117))
EVER_3.0V
2.8
2.8
59
OSD_SO
TO(10/18,17/18(CN1117))
2.7
2.8
XOSD_SCK
XCS_OSD
66
TO(10/18)
11
12
13
14
D_2.8V
60
TO(18/18)
REG_GND
FP-272
LANC,DV IN/OUT
CN1114
10P
1
NTPA
2
TPA
3
TPB
4
NTPB
R3368
56
5
REG_GND
6
REG_GND
C3337
7
REG_GND
1u
R3370
R3372
B
56
56
8
LANC_SIG
9
XLANC_JACK_IN
10
LANC_DC
R204
R205
470
R3369
R3371
C3338
0
5100
XX
220p
± 0.5%
CH
R207
0
LANC_DC
XLANC_JACK_IN
54
TO(10/18)
LANC_SIG
CN1120
20P
20
XSYS_RST
61
TO(10/18)
KEY_AD5
19
KEY_AD5
18
PANEL_R
17
PANEL_G
16
PANEL_B
PANEL_XHD
15
PANEL_XHD
45
TO(4/18)
PANEL_XVD
14
PANEL_XVD
13
HI_SO
62
TO(10/18)
XCS_LCD
12
XCS_LCD
TO(8/18,10/18,
XHI_SCK
11
XHI_SCK
63
11/18,13/18,
17/18(CN1117))
HI_SO
10
REG_GND
REG_GND
9
REG_GND
EP_2.8V
8
PANEL_2.8V
64
TO(18/18)
PANEL_4.75V
7
PANEL_4.75V
EP_13.3V
6
PANEL_13.3V
PANEL_-15.3V
5
PANEL_-15.3V
BL_CONT
4
BL_CONT
65
BL_REG
TO(18/18)
3
BL_REG
BL_GND
2
BL_GND
1
SE_GND
SIGNAL PATH
VIDEO SIGNAL
AUDIO
CHROMA
Y
Y/CHROMA
SIGNAL
REC
PB
4-24
15
16
Note
DV
(DCR-TRV330E)
IN/OUT
DV OUT
(DCR-TRV230E/TRV235E/TRV430E/TRV530E)
FLEXIBLE
CN202
4P
4
TPA
DV
IN/OUT
3
NTPA
2
TPB
DV OUT
1
NTPB
(Note)
LND201
VDR201
SHASSIS GND
LND202
SHASSIS GND
J201
LANC
DCR-TRV430E
TO
PD-138 BOARD(1/2)
CN5701
THROUGH THE
VP-076 HARNESS
(SEE PAGE 4-89)
TO
PD-139 BOARD(1/2)
CN5701
THROUGH THE
VP-076 HARNESS
(SEE PAGE 4-95)
DCR-TRV230E/TRV235E/TRV325E/
TRV330E/TRV530E

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents