Pioneer DVR-104 Service Manual page 63

5
QQ
UPD63600GH-8EV (DVR R4 MAIN ASSY: IC230)
3 7 63 1515 0
• Combo-DSP
Block Diagram
SV
D/A
A/D
CAV
CLV
WST
Write
Strategy
RC
RFI
TE
L 13942296513
CG
Pin Function
No. Pin Name
1 DGND
2 EMGSTOP
3 DASP
4 HCS1
5 HCS0
6 HDA2
7 HDA0
8 PDIAG
9 HDAI
10 HIOCS16
11 HINTRQ
12 DVDD33
13 DGND
www
14 HDMACK
15 IORDY
.
16 DIOR
5
http://www.xiaoyu163.com
6
SV Control
DSP
CRU
Wobble ATIP
Decoder
PLL PLL
EFM
Encoder
ENDEC
EFM
Decoder
Read
PIU
Channel
8/16
Decoder Decoder
Clock
Generator
16.9344MHz
I/O
−
Digital GND
I Writing control signal at abnormality
I/O Drive active and slave present signal (open drain)
I Chip select input of host interface
I Chip select input of host interface
I Address signal input of host interface
I Address signal input of host interface
I/O Diagnostic signal (open drain)
I Address signal input of host interface
O 16 bit I/O signal (open drain) It becomes 3-state pin during Ultra DMA burst
O Interrupt signal output to the host (3-state, open drain)
−
3.3V positive power supply for digital
−
Digital GND
I/O DMA acknowledge signal
x ao u163
I/O channel ready (open drain) It becomes DDMARDY: DSTROBE signal and 3-state pin during Ultra DMA
y
O
burst.
i
I/O Read input signal of host interface It becomes HDMARDY: HSTROBE signal during Ultra DMA burst.
6
http://www.xiaoyu163.com
2 9
8
Audio Output
Audio
DAC
AUDAU
Audio
Output
ECU
Error
Correction
ATIP
Engine
CIRC
SIU
Header/ID
Detector
Control
Registers
PI
Q Q
3 6 7 1 3
Local CPU Interface
Local CPU
Pin Function
.
DVR-104
7
9 4 2 8
SDRAM
BMU
SDRAM
Control
SGU
Syndrome Syndrome
Generator Buffer
PMU HIU
Host
I/F
PMU
1 5 0 5 8 2 9 9 4
m
co
7
8
9 9
A
B
Host
IDE Bus C
PC
2 8 9 9
D
E
F
63
8