Vp-52 (Progressive) Schematic Diagram - Sony DVP-S9000ES Service Manual

Sacd/dvd player
Hide thumbs Also See for DVP-S9000ES:
Table of Contents

Advertisement

DVP-S9000ES
VP-52 (PROGRESSIVE) SCHEMATIC DIAGRAM • See page 4-43 for printed wiring board.
– Ref. No.: VP-52 board; 5,000 series –
1
2
VP-52 BOARD (3/6)
A
NO MARK:DVD/CD PLAY
D:DVD PLAY
C:CD PLAY
*:IMPOSSIBLE TO MEASURE THE
VOLTAGE AT THE MARKED POINTS.
SIGNAL PATH
B
VIDEO SIGNAL
CHROMA
Y
Y/CHROMA
PB
C
AFMC
D
VP-52 BOARD (1/6)
E
PCKO
DPDI
PDO
PCS
F
B+
M+5V
G
POUT0
POUT1
POUT2
POUT3
VP-52 BOARD (2/6)
POUT4
POUT5
POUT6
POUT7
H
AFMSEL
27M2
VP-52 BOARD (1/6)
FR32
B+
E3.3V
I
J
B+
+3.3V
VP-52 BOARD (1/6)
GND
K
VP-52 BOARD (2/6)
VENCRST
VP-52 BOARD (1/6)
27M4
05
PROGRESSIVE
VP-52 (3/6)
3
4
5
6
B+
D3.8/C*
4.9
33
32
31
30
29
28
27
26
25
24
23
C303
0.01u
N.C
GND
5
1
VCC
XTAL1
/SM_LED
XTAL2
2.2
/AFM_LED
N.C
IC302
/VT_LED
N.C
AFMC
/PON_LED
N.C
IC302
SDO
3
GMAFMC
SDO_VLX1
N.C
SDI
3.3
SDI_VLX1
CLK
SCK
3.3
SCK_VLX1
VS
/SCS
2.9
/SCS_VLX1
TXD
C305
5
68u
VCC
N.C
6.3V
C304
0.01u
1
2
3
4
5
6
7
8
9
10 11
3.3
0
0
0
0
B+
R324
0
R334
0
R332
10k
FL302
IC301
R304
TC4W53FU(TE12R)
R305
10k
B+
100k
0
3.3
POUT0
VDD
C302
IC301
0.01u
POUT1
0
POUT2
SWITCH
D3.8/C*
POUT3
VEE
POUT4
0
VSS
POUT5
POUT6
POUT7
C301
68u
FL301
6.3V
B+
• Waveforms
1 IC302 wa
2 IC303 ya, <zbm>
3.9 Vp-p (24 MHz)
3.5 Vp-p (27 MHz)
4-51
7
8
9
10
C310
X301
0.01u
24.000MHz
2.4
C313
33p
2.4
C314
33p
D2.3/C1.3
120
119
118
117
116
115
114
113
112
111
110
3.3
4.9
JL328
DQ25
D2.2/C1.3
RAMDQ25
GND
DQ26
1.5
RAMDQ26
DQ27
D2.4/C1.3
RAMDQ27
DQ28
D2.2/C3.3
RAMDQ28
DQ29
D2.3/C1.3
RAMDQ29
DQ30
D2.3/C1.3
RAMDQ30
DQ31
D2.3/C1.3
RAMDQ31
0.1
AFPRFF
3.3
C306
VDD
0.01u
GND
JL301
ODD
JL302
HS
0
JL303
HREF
Q301
3.3
UN2213-TX
3.3
CREF
RESET SWITCH
JL305
VS
UV_BIN0
UV_BIN1
UV_BIN2
UV_BIN3
UV_BIN4
UV_BIN5
UV_BIN6
UV_BIN7
POUT0
D1.4/C0.5
Y_RIN0
POUT1
D1.2/C0
Y_RIN1
POUT2
0.6
Y_RIN2
POUT3
D1.1/C0
Y_RIN3
POUT4
1.4
Y_RIN4
GND
C307
3.3
VDD
0.01u
POUT5
D1.2/C0
Y_RIN5
POUT6
D1.2/C0
Y_RIN6
POUT7
1.5
Y_RIN7
GND
C308
3.3
VDD
0.01u
1.5
2
IPCLK
SDI
3.3
SDI
SDO
3
SDO
B+
SCK
3.2
SCLK
3
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
2.9
R313
10k
C309
C311
0.01u
0.01u
R314
R315
R335
B+
10k
47
22
JL322
B+
3 IC303 9
4 IC303 qd
3.4 Vp-p (H)
11
12
13
14
15
C315
0.01u
C319
0.01u
3.3
109
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
RAMADDR04
RAMADDR03
RAMADDR02
GND
RAMADDR01
RAMADDR00
RAMCS
RAMOE
RAMRAS
VDD
RAMCLK
GND
RAMCAS
RAMWE
GND
RAMCKE
RAMDSF
/OE
IC303
DTG_EN
PROGRESSIVE
2
OPCLK
IC303
GMVLX1A-X
OPFSYNC
VDD
GIN1/GPO
GIN0/GPO
D1.3/C0
Y_RED7
D1.3/C0
Y_RED6
D1.3/C0
Y_RED5
D2/C3.3
Y_RED4
GND
GND
6
DCLK
VDD
D1.4/C0
Y_RED3
0.2
Y_RED2
D1.1/C0
Y_RED1
D1.2/C0
Y_RED0
D1.2/C0.5
GIN7
D1.3/C0.6
GIN6
5
GND
D2.1/C3.3
4
UV_BLUE7
0
0
0
0
0
0
0
3.3
C320
0.01u
C316
C318
0.01u
0.01u
R338
R364
22
22
JL325
JL327
5 IC303 qg
3.4 Vp-p (V)
3.5 Vp-p (H)
4-52
16
17
18
VSI
VP-52 BOARD (2/6)
1
2
B+
2
VP-52 BOARD (4/6)
1
A4
(SEE PAGE 4-53)
1.5
A3
1.5
A2
1.5
A1
1.5
A0
0
3
0.7
4
3.3
5
3.3
C321
0.01u
1.5
6
3.3
7
3.3
8
3.3
9
0
10
3.3
1.5
3.3
R362
0
3.3
C322
0.01u
JL334
JL335
Y[9]
Y[8]
Y[7]
Y[6]
1.5
C323
3.3
0.01u
Y[5]
R363
10
Y[4]
Y[3]
Y[2]
Y[1]
Y[0]
B+
1
B+
3
2
VP-52 BOARD (4/6)
3
(SEE PAGE 4-53)
4
6 IC303 t;
3.3 Vp-p (27 MHz)

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents