Terminal Description - Integra DSR-4.8 Service Manual

Dvd receiver
Hide thumbs Also See for DSR-4.8:
Table of Contents

Advertisement

QQ
3 7 63 1515 0
IC BLOCK DIAGRAM/ TERMINAL DESCRIPTION-6
Q8006: M66005FP (FL tube driver)
BLOCK DIAGRAM
14
CS
15
SCK
16
SDATA
21
XIN
20
XOUT
13
RESET
TE
L 13942296513
19
Vcc1
60
Vcc2
Vss
22
32
Vp

TERMINAL DESCRIPTION

PIN NO.
13
14
15
16
21,
20
1~12
61~64
23~31
33~59
17, 18
www
19
60
.
22
32
http://www.xiaoyu163.com
Display code RAM
Bank 1 : 8bit x 16
Bank 2 : 8bit x 64
code
write
Serial
data
Code/
receive
command
circuit
control
circuit
Clock
Display
timing
generator
controller
clock
SYMBOL
PIN NAME
RESET
Reset input
CS
Chip select input
SCK
Shift clock input
SDATA
Serial data input
XIN,
Clock input
XOUT
Clock output
DIG00 ~
Digit output
DIG15
SEG00 ~
Segment output
SEG39
P
, 0
P
1
VCC1
x
ao
y
VCC2
i
V
S
S
V
P
http://www.xiaoyu163.com
8
CGROM
(35bit x 160)
CGRAM
dot data
(35bit x 16)
write
code
select
scan pulse
Q Q
3
6 7
1 3
2
DESCRIPTION
This pin is used to initialize the internal state of the M66004.
"L" : Communication with the MCU is possible.
"H" : Any instruction from the MCU is neglected.
At the rising edge from "L" to "H", input data is shifted.
Character code or command data to display is input from MSB.
This pin is used to connect a resister and a capacitor externally to
set oscillation frequency.
These pins are used to connect to digit pins of VFD.
These pins are used to connect to segment pins of VFD.
O
u
p t
t u
o p
t r
s (
a t
c i t
p o
r e
t a
o i
) n
Positive power supply for internal logic.
u163
Positive power supply for high-pressure-resistant output port.
.
G
N
D
N
g e
i t a
e v
o p
w
r e
u s
p p
y l
f
r o
V
F
D
2 9
9 4
2 8
59
SEG00
Segment
33
SEG26
output
31
SEG27
circuit
24
SEG34
SEG35
23
DIG12/
64
SEG36
Segment/
DIG13/
Digit
63
SEG37
select/
DIG14/
output
62
SEG38
circuit
DIG15/
61
SEG39
12
DIG00
Digit
output
circuit
1
DIG11
1 5
0 5
8
2 9
9 4
18
P0
17
P1
m
co
r d
v i
. e
DSR-4.8
9 9
2 8
9 9

Advertisement

Table of Contents
loading

Table of Contents