Aiwa XR-MK7 Service Manual page 45

QQ
IC, CXA1992AR
3 7 63 1515 0
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
TE
L 13942296513
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
www
30
31
.
http://www.xiaoyu163.com
Pin Name I/O
Output terminal for focus error amplifier. Internally connected to window comparator
FEO O
input for bias condition.
FEI I Input terminal for focus error.
FDFCT I Capacitor connection terminal for time constant used when there is defect.
This pin is connected to GND via capacitor when high frequency gain of the focus
FGD I
servo is attenuated.
This is a pin where the time constant is externally connected to raise the low frequency
FLB I
gain of the focus servo.
FE_O O Focus drive output.
FEM I Focus amplifier inverted input pin.
This is a pin where the time constant is externally connected to generate the focus
SRCH I
search waveform.
This is a pin where the selection time constant is externally connected to set the
TGU I
tracking servo the high frequency gain.
This is a pin where the selection time constant is externally connected to set the
TG2 I
tracking high frequency gain.
FSET I Pin for setting peak of the phase compensator of the focus tracking.
TA_M I Tracking amplifier inverted input pin.
TA_O O Tracking drive output.
SL_P I Sled amplifier non-inverted input pin.
SL_M I Sled amplifier inverted input pin.
SL_O O Sled drive output.
The current which determines height of the focus search, track jump and sled kick is
ISET I
input with external resistance connected.
Vcc I Power supply.
LOCK I "L" setting starts sled disorder-prevention circuit. (Not pull-up resistance)
CLK I Clock input for serial data transfer from CPU. (No pull-up resistance)
XLT I Latch input from CPU. (No pull-up resistance)
DATA I Serial data input from CPU. (No pull-up resistance)
XRST I Reset system at "L" setting. (No pull-up resistance)
C_OUT O Signal output for track number counting.
FZC, DFCT1, TZC, BALH, TGH, FOH, or ATSC is output depending on the
SENS1 O
command from CPU.
SENS2 O DFCT2, MIRR, BALL, TGL or FOL is output depending on the command from CPU.
FOK O Output terminal for focus OK comparator.
CC2 I Input pin where the DEFECT bottom hold output is capacitance coupled.
DEFECT bottom-hold output terminal. Internally connected to interruption comparator
CC1 O
input.
CB I Connection terminal for DEFECT bottom-hold capacitor.
x ao
y
Connection terminal for MIRR hold-capacitor.
CP I
i
Anti-reverse input terminal for MIRR comparator.
http://www.xiaoyu163.com
8
Q Q
3 6 7 1 3
u163
.
65
2 9 9 4 2 8
Description
1 5 0 5 8 2 9 9 4
m
co
9 9
2 8 9 9