Advertisement
QQ
3 7 63 1515 0
LC75721E (IC102)
48
49
DI
CL
CE
RES
V
DD
OSCI
OSCO
Vss
TEST
V
FL
G1
G2
G3
G4
G5
G6
64
1
AD1854 (IC301, 303, 305, 307)
TE
L 13942296513
DGND
1
MCLK
2
CLATCH
3
CCLK
4
CDATA
5
384/256
6
X2MCLK
7
ZEROR
8
DEEMP
9
96/48
10
AGND
11
OUTR+
12
OUTR-
13
FILTR
14
www
.
http://www.xiaoyu163.com
33
32
AM 17
AM 18
AM 19
AM 20
AM 21
AM 22
AM 23
AM 24
AM 25
AM 26
AM 27
AM 28
AM 29
AM 30
AM 31
AM 32
17
16
Terminal Function
No.
28
DVDD
1
DGND
27
SDATA
2
MCLK
26
BCLK
3
CLATCH
25
L/RCLK
4
CCLK
24
PD/RST
5
CDATA
23
MUTE
6
384/256
22
ZEROL
7
X2MCLK
21
IDPM0
8
ZEROR
20
IDPM1
9
DEEMP
19
FILTB
10
96/48
18
AVDD
11,15 AGND
17
OUTL+
12
OUTR+
13
OUTR-
16
OUTL-
14
FILTR
15
AGND
16
OUTL-
17
OUTL+
18
AVDD
19
FILTB
20
IDPM1
21
IDPM0
22
ZEROL
23
MUTE
24
PD/RST
x
ao
u163
25
L/R CLK
y
26
BCLK
i
27
SDATA
28
DVDD
http://www.xiaoyu163.com
2 9
8
Terminal Function
Symbol
VDD
Power terminal +5V
Vss
Power terminal GND
VFL
Power terminal FL drive
Serial data transfer terminal
DI
DI: Data
CL
CL: Clock
CE
CE: Chip enable
OSCI
External CR connecting terminal
OSCO
RES
System reset terminal
AM1 ~ AM35
Anode output terminal
AA1 ~ AA3
AA4/G16
AA5/G15
AA6/G14
Anode/Grid output terminal
AA7/G13
AA8/G12
G1 ~ G11
Grid output terminal
TEST
LSI test terminal
Q Q
3
6 7
1 3
Name
I/O
I
Digital Ground
I
Master Clock Input
I
Latch input for control data
I
Control clock input for control data
I
Serial control input
I
Selects the master clock mode
I
Selects internal clock doubler (LO) or internal clock=MCLK (HI)
O
Right Channel Zero Flag Output
I
De-Emphasis
I
Selects 48kHz (LO) or 96kHz Sample Frequency Control
I
Analog Ground
O
Right Channel Positive line level analog output
O
Right Channel Negative line level analog output
O
Voltage Reference Filter Capacitor Connection
O
Left Channel Negative line level analog output
O
Left Channel Positive line level analog output
I
Analog Power supply
O
Filter Capacitor connection
I
Input serial data port mode control one
I
Input serial data port mode control zero
O
Left Channel Zero Flag output
I
Mute. Assert HI to mute both stereo analog output
I
Power-Down/Reset
I
Left/Right clock input for input data
I
Bit clock input for input data
.
I
Serial input
I
Digital Power Supply
AVR-4802/AVC-A11SR
9 4
2 8
Function
1 5
0 5
8
2 9
9 4
Function
m
co
9 9
2 8
9 9
19
Advertisement
