Table of Contents
Advertisement
An arbitration mechanism handles the register access requests from the OCM and the
system. micro.
1.4 LVDS Transmitter
IC500, 501 (SN75LVDS83) FlatLink transmitters contains four 7-bit parallel-load
serial-out shift registers, a
(LVDS) line drivers in a single integrated circuit. These functions allow 28 bits of
single-ended low-voltage TTL (LVTTL) data to be synchronously transmitted over five
balanced-pair conductors for receipt by a compatible receiver,
When transmitting, data bits D0 through D27 are each loaded into registers upon the
edge of the input clock signal (CLKIN). The rising or falling edge of the clock can be
selected by way of the clock select (CLKSEL) terminal. The frequency of CLKIN is
ViewSonic Corporation
clock synthesizer, and five low-voltage differential-signaling
Confidential – Do Not Copy
VX700-3
Advertisement
Table of Contents
