LG 55X6500-TD Service Manual page 20

Led lcd tv
Table of Contents

Advertisement

NON_3DTV
A1.2V
IC100
LGE3556C (C0 VERSION)
A6
0.1uF
C403
DDR_BVDD0
A24
0.1uF
C404
DDR_BVDD1
B7
DDR_BVSS0
B24
DDR_BVSS1
F20
DDR_PLL_TEST
B23
R411
0
DDR_PLL_LDO
B17
OPT
DDR01_CKE
DDR01_CKE
C22
R412
240
DDR_COMP
E16
1%
DDR01_ODT
DDR01_ODT
C23
DDR_EXT_CLK
B12
DDR0_CLK 004:C7;004:C4
DDR0_CLK
C12
DDR0_CLKb 004:C7;004:C4
DDR0_CLKB
A13
DDR1_CLK 004:F7;004:F4
DDR1_CLK
A12
DDR1_CLKb 004:F7;004:F4
DDR1_CLKB
B15
DDR01_A[0]
DDR01_A00
E14
DDR01_A[1]
DDR01_A01
A15
DDR01_A[2]
DDR01_A02
D15
DDR01_A[3]
DDR01_A03
E13
DDR0_A[4]
DDR0_A04
E12
DDR0_A[5]
DDR0_A05
F13
DDR0_A[6]
DDR0_A06
C14
DDR01_A[7]
DDR01_A07
F14
DDR01_A[8]
DDR01_A08
B14
DDR01_A[9]
DDR01_A09
D14
DDR01_A[10]
DDR01_A10
C13
DDR01_A[11]
DDR01_A11
D13
DDR01_A[12]
DDR01_A12
B13
DDR01_A[13]
DDR01_A13
F15
DDR1_A[4]
DDR1_A04
C15
DDR1_A[5]
DDR1_A05
D16
DDR1_A[6]
DDR1_A06
F16
DDR01_BA0
DDR01_BA0
B16
DDR01_BA1
DDR01_BA1
E15
DDR01_BA2
DDR01_BA2
A17
DDR01_CASb
DDR01_CASB
A8
DDR0_DQ[0]
DDR0_DQ00
B11
DDR0_DQ[1]
DDR0_DQ01
B8
DDR0_DQ[2]
DDR0_DQ02
D11
DDR0_DQ[3]
DDR0_DQ03
E11
DDR0_DQ[4]
DDR0_DQ04
C8
DDR0_DQ[5]
DDR0_DQ05
C11
DDR0_DQ[6]
DDR0_DQ06
C9
DDR0_DQ[7]
DDR0_DQ07
D8
DDR0_DQ[8]
DDR0_DQ08
E10
DDR0_DQ[9]
DDR0_DQ09
E9
DDR0_DQ[10]
DDR0_DQ10
F11
DDR0_DQ[11]
DDR0_DQ11
F12
DDR0_DQ[12]
DDR0_DQ12
E8
DDR0_DQ[13]
DDR0_DQ13
D10
DDR0_DQ[14]
DDR0_DQ14
F8
DDR0_DQ[15]
DDR0_DQ15
C18
DDR1_DQ[0]
DDR1_DQ00
C20
DDR1_DQ[1]
DDR1_DQ01
A18
DDR1_DQ[2]
DDR1_DQ02
B21
DDR1_DQ[3]
DDR1_DQ03
C21
DDR1_DQ[4]
DDR1_DQ04
B18
DDR1_DQ[5]
DDR1_DQ05
B20
DDR1_DQ[6]
DDR1_DQ06
D18
DDR1_DQ[7]
DDR1_DQ07
E18
DDR1_DQ[8]
DDR1_DQ08
D21
DDR1_DQ[9]
DDR1_DQ09
F18
DDR1_DQ[10]
DDR1_DQ10
E20
DDR1_DQ[11]
DDR1_DQ11
A22
DDR1_DQ[12]
DDR1_DQ12
F17
DDR1_DQ[13]
DDR1_DQ13
B22
DDR1_DQ[14]
DDR1_DQ14
E17
DDR1_DQ[15]
DDR1_DQ15
A10
DDR0_DM0 004:E6
DDR0_DM0
C10
DDR0_DM1 004:E3
DDR0_DM1
A20
DDR1_DM0 004:H6
DDR1_DM0
F19
DDR1_DM1 004:H3
DDR1_DM1
B10
DDR0_DQS0 004:E6
DDR0_DQS0
B9
DDR0_DQS0b 004:E6
DDR0_DQS0B
F10
DDR0_DQS1 004:E3
DDR0_DQS1
F9
DDR0_DQS1b 004:E3
DDR0_DQS1B
B19
DDR1_DQS0 004:H6
DDR1_DQS0
C19
DDR1_DQS0b 004:H6
DDR1_DQS0B
E19
DDR1_DQS1 004:H3
DDR1_DQS1
D19
DDR1_DQS1b 004:H3
DDR1_DQS1B
C16
DDR01_RASb
DDR01_RASB
A7
DDR_VREF0
A23
DDR_VREF1
C17
D1.8V
DDR01_WEb
DDR01_WEB
C7
DDR_VDDP1P8_1
D22
DDR_VDDP1P8_2
OPT
OPT
C415
C427
C428
C406
0.1uF
0.1uF
0.1uF
0.1uF
16V
16V
* DDR_VTT
DDR_VTT
IC404
C426
C425
C417
C419
C413
BD35331F-E2
22uF
22uF
10uF
10uF
0.1uF
10V
10V
10V
10V
16V
GND
VTT
1
8
EN
VTT_IN
2
7
DDR1_VREF0
VTTS
VCC
3
6
DDR0_VREF0
R414
0
VREF
VDDQ
4
5
R415
0
C422
1uF
10V
C423
C411
C412
10uF
0.1uF
0.1uF
10V
16V
16V
THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.
Copyright © 2010 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
004:A7;004:C4
DDR0_CLK
R406
E8
100
1%
F8
DDR0_CLKb
004:A7;004:C4
F2
DDR01_CKE
DDR01_A[0-3]
F7
DDR01_RASb
G7
DDR01_CASb
DDR0_A[4-6]
F3
DDR01_WEb
G8
DDR01_BA0
DDR01_BA1
G2
DDR01_A[7-13]
G3
G1
DDR01_BA2
DDR01_A[0-3,7-13]
DDR01_A[0]
H8
DDR0_A[4-6]
DDR1_A[4-6]
H3
DDR01_A[1]
DDR01_A[2]
H7
J2
DDR01_A[3]
DDR0_A[4]
J8
DDR0_A[5]
J3
DDR0_A[6]
J7
K2
DDR01_A[7]
DDR0_DQ[0-7]
DDR01_A[8]
K8
K3
DDR01_A[9]
DDR01_A[10]
H2
K7
DDR01_A[11]
DDR01_A[12]
L2
DDR01_A[13]
L8
DDR0_DQ[8-15]
L3
L7
F9
DDR01_ODT
DDR1_DQ[0-7]
DDR1_DQ[8-15]
004:A7;004:C7
DDR0_CLK
E8
F8
004:A7;004:C7
DDR0_CLKb
F2
DDR01_CKE
004:A7;004:C7;004:F7;004:F4
F7
DDR01_RASb
G7
DDR01_CASb
F3
DDR01_WEb
DDR0_VREF0
G8
DDR1_VREF0
DDR01_BA0
DDR01_BA1
G2
G3
G1
DDR01_BA2
DDR01_A[0-3,7-13]
DDR01_A[0]
H8
DDR01_A[1]
H3
DDR0_A[4-6]
DDR01_A[2]
H7
DDR01_A[3]
J2
DDR0_A[4]
J8
DDR0_A[5]
J3
DDR0_A[6]
J7
DDR01_A[7]
K2
DDR01_A[8]
K8
DDR01_A[9]
K3
DDR01_A[10]
H2
D3.3V
DDR01_A[11]
K7
DDR01_A[12]
L2
DDR01_A[13]
L8
D1.8V
L3
L7
F9
DDR01_ODT
R417
220
C418
C416
C420
1uF
10uF
0.1uF
10V
10V
16V
HONG YEON HYUK
D1.8V
IC400
NT5TU128M8DE_BD
DDR0_DQ[0-7] 004:B6
004:A7;004:F4
DDR1_CLK
C8
DDR0_DQ[0]
CK
DQ0
C2
DDR0_DQ[1]
004:A7;004:F4
DDR1_CLKb
CK
DQ1
D7
DDR0_DQ[2]
DDR01_CKE
CKE
DQ2
D3
DDR0_DQ[3]
DQ3
D1
DDR0_DQ[4]
DQ4
D9
DDR0_DQ[5]
DDR01_RASb
RAS
DQ5
B1
DDR0_DQ[6]
DDR01_CASb
CAS
DQ6
B9
DDR0_DQ[7]
DDR01_WEb
WE
DQ7
CS
DDR01_BA0
B7
DDR0_DQS0
004:A4
DDR01_BA1
DQS
A8
DDR0_DQS0b
004:A4
BA0
DQS
B3
DDR0_DM0
004:A4
BA1
DM/RDQS
A2
DDR01_BA2
NC_1/BA2
NU/RDQS
DDR01_A[0-3,7-13]
D1.8V
A9
DDR1_A[4-6]
A0
VDDQ_1
004:B6;004:F3;004:I7
C1
A1
VDDQ_2
C3
A2
VDDQ_3
C7
A3
VDDQ_4
C9
A4
VDDQ_5
A1
A5
VDD_1
L1
A6
VDD_2
E9
A7
VDD_3
H9
A8
VDD_4
A9
A7
A10/AP
VSSQ_1
B2
A11
VSSQ_2
B8
A12
VSSQ_3
D2
A13
VSSQ_4
D8
VSSQ_5
A3
VSS_1
E3
VSS_2
J1
NC_2/A14
VSS_3
DDR0_VREF0
NC_3/A15
K9
VSS_4
004:A7;004:C5;004:C2;004:F2;004:I4;004:I6
E2
DDR01_ODT
ODT
VREF
E1
VDDL
C449
C452
E7
VSSDL
0.1uF
470pF
Close to IC
IC401
NT5TU128M8DE_BD
DDR0_DQ[8-15]
DDR1_CLK
C8
DDR0_DQ[9]
CK
DQ0
C2
DDR0_DQ[8]
DDR1_CLKb
CK
DQ1
D7
DDR0_DQ[12]
DDR01_CKE
CKE
DQ2
D3
DDR0_DQ[13]
DQ3
D1
DDR0_DQ[15]
DQ4
D9
DDR0_DQ[11]
DDR01_RASb
RAS
DQ5
B1
DDR0_DQ[10]
DDR01_CASb
CAS
DQ6
B9
DDR0_DQ[14]
DDR01_WEb
WE
DQ7
CS
DDR01_BA0
B7
DDR0_DQS1
004:A4
DDR01_BA1
DQS
A8
DDR0_DQS1b
004:A4
BA0
DQS
B3
DDR0_DM1
004:A4
BA1
DM/RDQS
A2
DDR01_BA2
NC_1/BA2
NU/RDQS
DDR01_A[0-3,7-13]
D1.8V
A9
DDR1_A[4-6]
A0
VDDQ_1
C1
A1
VDDQ_2
004:B6;004:F6;004:I7
C3
A2
VDDQ_3
C7
A3
VDDQ_4
C9
A4
VDDQ_5
A1
A5
VDD_1
L1
A6
VDD_2
E9
A7
VDD_3
H9
A8
VDD_4
A9
A7
A10/AP
VSSQ_1
B2
A11
VSSQ_2
B8
A12
VSSQ_3
D2
A13
VSSQ_4
D8
VSSQ_5
A3
VSS_1
E3
VSS_2
NC_2/A14
J1
VSS_3
DDR0_VREF0
NC_3/A15
K9
VSS_4
E2
DDR01_ODT
ODT
VREF
E1
VDDL
C450
C453
E7
VSSDL
0.1uF
470pF
Close to IC
IC402
NT5TU128M8DE_BD
R407
E8
C8
DDR1_DQ[0]
100
CK
DQ0
F8
C2
1%
DDR1_DQ[1]
CK
DQ1
F2
D7
DDR1_DQ[5]
CKE
DQ2
D3
DDR1_DQ[3]
DQ3
D1
DDR1_DQ[4]
DQ4
F7
D9
DDR1_DQ[2]
RAS
DQ5
G7
B1
DDR1_DQ[6]
CAS
DQ6
F3
B9
DDR1_DQ[7]
WE
DQ7
G8
CS
B7
DDR1_DQS0
DQS
G2
A8
DDR1_DQS0b
BA0
DQS
G3
B3
DDR1_DM0
BA1
DM/RDQS
G1
A2
NC_1/BA2
NU/RDQS
D1.8V
DDR01_A[0]
H8
A9
A0
VDDQ_1
H3
C1
DDR01_A[1]
A1
VDDQ_2
DDR01_A[2]
H7
C3
A2
VDDQ_3
J2
C7
DDR01_A[3]
A3
VDDQ_4
DDR1_A[4]
J8
C9
A4
VDDQ_5
DDR1_A[5]
J3
A1
A5
VDD_1
DDR1_A[6]
J7
L1
A6
VDD_2
K2
E9
DDR01_A[7]
A7
VDD_3
DDR01_A[8]
K8
H9
A8
VDD_4
K3
DDR01_A[9]
A9
DDR01_A[10]
H2
A7
A10/AP
VSSQ_1
K7
B2
DDR01_A[11]
A11
VSSQ_2
DDR01_A[12]
L2
B8
A12
VSSQ_3
L8
D2
DDR01_A[13]
A13
VSSQ_4
D8
VSSQ_5
A3
VSS_1
E3
L3
VSS_2
J1
NC_2/A14
L7
VSS_3
DDR1_VREF0
NC_3/A15
K9
VSS_4
F9
E2
ODT
VREF
E1
C463
C466
VDDL
E7
VSSDL
470pF
0.1uF
Close to IC
IC403
NT5TU128M8DE_BD
E8
C8
DDR1_DQ[9]
CK
DQ0
F8
C2
DDR1_DQ[8]
CK
DQ1
F2
D7
DDR1_DQ[12]
CKE
DQ2
D3
DDR1_DQ[13]
DQ3
D1
DDR1_DQ[15]
DQ4
F7
D9
DDR1_DQ[14]
RAS
DQ5
G7
B1
DDR1_DQ[10]
CAS
DQ6
F3
B9
DDR1_DQ[11]
WE
DQ7
G8
CS
B7
DDR1_DQS1
DQS
G2
A8
DDR1_DQS1b
BA0
DQS
G3
B3
DDR1_DM1
BA1
DM/RDQS
G1
A2
NC_1/BA2
NU/RDQS
D1.8V
DDR01_A[0]
H8
A9
A0
VDDQ_1
DDR01_A[1]
H3
C1
A1
VDDQ_2
DDR01_A[2]
H7
C3
A2
VDDQ_3
DDR01_A[3]
J2
C7
A3
VDDQ_4
DDR1_A[4]
J8
C9
A4
VDDQ_5
DDR1_A[5]
J3
A1
A5
VDD_1
DDR1_A[6]
J7
L1
A6
VDD_2
DDR01_A[7]
K2
E9
A7
VDD_3
DDR01_A[8]
K8
H9
A8
VDD_4
DDR01_A[9]
K3
A9
DDR01_A[10]
H2
A7
A10/AP
VSSQ_1
DDR01_A[11]
K7
B2
A11
VSSQ_2
DDR01_A[12]
L2
B8
A12
VSSQ_3
DDR01_A[13]
L8
D2
A13
VSSQ_4
D8
VSSQ_5
A3
VSS_1
E3
L3
VSS_2
NC_2/A14
J1
L7
VSS_3
DDR1_VREF0
NC_3/A15
K9
VSS_4
F9
E2
ODT
VREF
E1
C464
C467
VDDL
E7
VSSDL
470pF
0.1uF
Close to IC
D1.8V
DDR_VTT
DDR1_DQ[0-7]
004:B5
SI
DDR01_A[0-3,7-13]
DDR01_RASb
DDR01_A[2]
C485
DDR1_A[4-6]
DDR01_A[0]
0.1uF
DDR1_A[6]
75
AR400
DDR0_A[4-6]
DDR01_CASb
C486
R408
75
0.1uF
DDR01_A[12]
R409
75
DDR01_A[9]
C487
DDR01_A[7]
0.1uF
DDR1_A[5]
75
DDR1_A[4]
AR401
004:A4
C488
75
0.1uF
004:A3
DDR01_A[11]
DDR01_A[8]
004:A4
DDR01_A[13]
C489
AR402
DDR01_A[3]
0.1uF
DDR01_A[1]
DDR01_A[10]
C490
0.1uF
DDR01_BA1
75
AR403
DDR01_BA0
DDR01_BA2
DDR01_WEb
75
DDR01_CKE
C499
AR404
0.1uF
DDR01_ODT
R410
75
C421
0.1uF
DDR_VTT
PI
DDR01_RASb
DDR01_A[2]
C491
DDR01_A[0]
0.1uF
DDR0_A[6]
75
DDR01_A[3]
AR405
DDR01_A[1]
C483
DDR01_A[10]
0.1uF
DDR01_BA1
75
DDR01_A[12]
AR406
DDR01_A[9]
C484
DDR01_A[7]
0.1uF
DDR0_A[5]
75
DDR0_A[4]
AR407
DDR01_A[11]
C492
DDR01_A[8]
0.1uF
DDR01_A[13]
75
AR408
DDR01_BA0
DDR01_BA2
C493
0.1uF
DDR01_WEb
75
DDR01_CKE
AR409
DDR01_ODT
R404
75
C494
0.1uF
C496
DDR1_DQ[8-15]
0.1uF
004:B5
C497
0.1uF
C498
0.1uF
SI
004:A3
004:A3
004:A4
BCM (EUROBBTV)
2009.06.18
4
DDR Memory
LGE Internal Use Only

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

55lx650055lx950055x9500-ta

Table of Contents