Md Servo Block Diagram - Sony DCM-M1 Service Manual

Minidisc av recorder
Hide thumbs Also See for DCM-M1:
Table of Contents

Advertisement

3-7. MD SERVO BLOCK DIAGRAM

MAIN BOARD (4/7)
OPTICAL PIC-UP BLOCK
(SEE PAGE 4-39, 43)
(2/2)
CN5001
2-AXIS DEVICE
FCS+
1
2
FCS–
5
6
3
TRK+
4
7
TRK–
8
CLV BOARD (2/2)
(SEE PAGE 4-68)
SE5851
SHOCK
SENSOR
M5801
SLED MOTOR
CN5801
SLED+
5
M
SLED–
6
VO1, VO2
7
FG
9
A (1A)
3
XA (1B)
1
B (2A)
4
XB (2B)
M
2
M5811
HEAD UP/DOWN
MOTOR
Approx.
1 Vp-p
: MD1
Approx.
1.32 Vp-p
Approx.23.6 ms: MD1
Approx.14.8 ms: MD2
: MD2
REC/PB
S5801
S5802
Approx.
1.38 Vp-p
PROTECT
REFLECT
: MD1
Approx.
Approx.23.6 ms: MD1
1.68 Vp-p
(DISK TYPE JUDGMENT)
Approx.14.8 ms: MD2
: MD2
REC/PB
M5821
SPINDLE MOTOR
U
SPINDLE
V
MOTOR
DRIVE
Q5821-5826
W
COM
SPINDLE
Approx.
560 mVp-p
MONITOR
: MD1
IC5801, 5803
Approx.
Approx.23.6 ms: MD1
780 mVp-p
Approx.14.8 ms: MD2
: MD2
REC/PB
SPINDLE VOLTAGE
CONTROL
Q5801-5803
05
FOCUS/TRACKING COIL DRIVE,
SLED MOTOR DRIVE
6
8
31
29
TRACKING
13
MONITOR
11
IC5006 (2/2)
SHOCK SENSOR AMP
IC5851
CN5803
CN5002
(2/2)
(2/2)
1
SIA
SHOCK
OUT
4
38
38
2
SIB
SD+
21
21
SD–
23
23
MR_REF
20
20
SLED0_MON
16
16
SLED1_MON
SLED MONITOR
IC5802, 5807
18
18
HEAD UP/DOWN MOTOR DRIVE
1A
27
27
7
1B
28
28
10
2A
29
29
5
2B
30
30
12
31
31
35
35
S5803
S5804
S5805
MD 1/2
INITIAL
IN LIMIT
HEAD
OPTICAL
UP/DOWN
PICK-UP
POSITION
CLV_U_CON
1
1
SPINDLE
PHASE
CLV_V_CON
MOTOR
CONTROL
3
3
PRE-DRIVE
IC5804-5806,
Q5808-5813
5808
CLV_W_CON
5
5
CLV_U_MON
2
2
CLV_V_MON
4
4
CLV_W_MON
6
6
3 Vp-p
Approx.12 ms: MD1
Approx.7.5 ms: MD2
REC/PB
CLV_VCONT
14
14
3-13
DIGITAL SERVO SIGNAL PROCESSOR
IC5301 (2/2)
IC5602
FFDR
16
88
FO1
FI1
FRDR
RO1
RI1
15
89
DIGITAL
SERVO
TFDR
SIGNAL
FO3
FI3
21
86
PROCESS
TRDR
RO3
RI3
22
85
SFDR
FO2
FI2
17
92
FROM CPU
SRDR
RO2
RI2
18
91
INTERFACE
XPS
CLK
3
2
ERROR LEVEL
IC5015
KSHOCK
TELEVEL
ENABLE
INTRRUPT
IC5014
IC5013
DETECT LEVEL
85
KSHOCK EN
IC5009,5010
31
SHOCK
XKSHOCK
86
TELEVEL INT
38
61
PS_36
6
SE2_MON
DRIVE CONTROL
IC5404
REFERENCE VOLTAGE
GENERATOR
41
MR_ADJ
IC5401
36
SLED1_MON
37
SLED2_MON
SYS_SEL
67
IC5601
OUT 1A
IN 1A
2
53
ST1A
SCLK
63
OUT 1B
IN 1B
3
54
ST1B
OUT 2A
IN 2A
16
55
ST2A
OUT 2B
IN 2B
15
56
ST2B
SRDT
64
95
INLMIT
SWDT
65
96
PROTECT
97
REFLECT
XLAT SV
70
98
MD1_MD2
SENS
99
100
INITIAL
TEMPERATURE
XINT
27
SENSOR
DQSY
33
IC5406
SQSY
OUT
4
4
TEMP MON
32
CLV_U_CON
CLV_VCON
45
40
CLV_V_CON
SPINDLE
SPRD
46
94
CONTROL
CLV_W_CON
47
CLV_U_MON
42
CLV_V_MON
43
CLV_W_MON
44
88
IC5402
1
4
2
PEAK
62
BOTM
63
ABCD
64
FE
65
AUX1
66
SE
73
TE
74
XLRF
80
CKRF
AUTO
81
14
SEQUENCER
DTRF
82
TO MD SIGNAL PROCESS
(SEE PAGE 3-11)
X5401
FS4
16.9344MHz
FE
L.P.F.
19
20
30
IC5011,
DETECT
TE
IC5004
5012
XKSHOCK
NV_DI
NV_DO
CONTROL
NV_CLK
NV_CS
68
7 12 39 57 59
RESET
13
17
18 26 28 48 49 66 71 81 82 83 87 93
1
2
6
SCLK_SYS
7
5
3
SCLK SELECT
5
6
IC5407
1
7
SO
READ DATA SELECT
IC5408
SI
4
TO A/V DATA CONTROL,
VIDEO OUT
(SEE PAGE 3-7)
TO MD SIGNAL PROCESS
17
(SEE PAGE 3-12)
DIGITAL SERVO SIGNAL PROCESSOR
IC5403 (2/2)
ADIP
DECODER
SPFDEX
ADIPFM
94
&
90
SPINDLE
SERVO
SPRD
98
SPINDLE DRIVE
SPRD
SIGNAL SLECTOR
97
TO SERIAL COMMAND
INTERVAL
RFEX
INTERFACE
COUNTER
92
3-14
DCM-M1
TO MD SIGNAL PROCESS
13
(SEE PAGE 3-11)
1.58 Vp-p
16.934 MHz
REC/PB
DRV REQ
19
TO SYSTEM CONTROL
(SEE PAGE 3-15)
NV-RAM
IC5405
DI
72
3
73
4
DO
SK
74
2
75
1
CS PI
7
DRV RESET
11
9
TO MPEG ENCODE
(SEE PAGE 3-10)
15
TO MD SIGNAL PROCESS
(SEE PAGE 3-12)
ADFG
ASYO

Advertisement

Table of Contents
loading

Table of Contents