Table of Contents
Advertisement
5
PDC108A (IF/AF ASSY : IC5501)
• System Control Microcomputer
Pin Functions
No.
Mark
1
PA3/WR#
2
PA4/RD#
3
PA5/RS
4
P70 / INT0 / T0LCP / AN8
5
P71 / INT1 / T0HCP / AN9
6
P72 / INT2 / T0IN
7
P73 / INT3 / T0IN
8
RES#
9
XT1 / AN10
10
XT2 / AN11
11
VSS1
12
CF1
13 CF2
14
VDD1
15
P80 / AN0
16
P81 / AN1
17
P82 / AN2
18
P83 / AN3
19
P84 / AN4
20
P85 / AN5
21
P86 / AN6
22
P87 / AN7
23
P10/SO0
24
P11 / SI0 / SB0
25
P12 / SCK0
26
P13 / SO1
27
P14 / SI1 / SB1
28
P15 / SCK1
29
P16/T1PWML
30
P17/T1PWMH/BUZ
31
PE0
32
PE1
33
PE2
34
PE3
35
PE4
36
PE5
37
PE6
38
PE7
39
VSS4
40
VDD4
5
6
Pin Name
I/O
XHPMUTE
O
Control of Headphone mute
HPDET
I
Detect to insert headphone
ATT6
O
Control for ATT 6dB
ACPULSE
I
AC PULSE input (Interruption)
TIMER LED
O
Control mute of timer LED
RDS CLK
I
Clock input from RDS decoder
REMOCON
I
REMOCON signal input (Interruption)
µ-com reset input
XRESET
I
−
XT1
(When this port don't use , please connect VDD)
−
XT2
(When this port don't use , please set open)
−
VSS1
−
CF1
−
CF2
−
VDD1
SIMUKE
I
Destination distinction input
LEVELIN
I
Level meter signal input
VDET
I
DVD 3.3V detection input
XPROTECT
I
Protection and Fan Error detection input
ST/TUNE
I
STEREO tuned detection input
KEY 1
I
key1 input
KEY 2
I
Key 2 input
KEY 3
I
Key 3 input
SDATA
O
System bus data output (AMP side output)
MDATA
I
System bus data input (AMP side input)
SCLK
I
System bus clock input
DSPDI
O
Data output to DSP (MOTOROLA) and DIR
DSPDO
I
Data input from DSP (MOTOROLA)
DSPCK
O
Clock output to DSP (MOTOROLA) and DIR
XDSPMUTE
O
MUTE request to DSP module
DEC MUTE
I
Detection of 1st DSP boot success from DSP module
DSPRST
O
RESET to DSP(MOTOROLA) Module
DSPSS
O
Slave selection to DSP(MOTOROLA)
BUSY
I
For MCACC
DSPHREQ
I
Error detection from DSP(MOTOROLA)
DIRERR
I
LOCK/UNLOCK from DIR
Data input from DIR/CODEC
DIRDD
I
DIRCS
O
Data output to DIR/CODEC
DIRRST
O
Reset to DIR /CODEC
VSS4
VDD4
XV-EV61
6
7
Function
7
8
A
B
C
D
E
F
155
8
Hide quick links:
Advertisement
Table of Contents
