Cpu Configuration - ECS A75F2-A2 V1.0 User Manual

CPU Configuration

The item in the menu shows the CPU.
Main Advanced
CPU Configuration
Socket0: AMD A8-5500 APU with Radeon(tm) HD Graphics
Max Speed: 3200 MHZ
Microcode Patch Level: 600110f
-- Cache par Core --
L1 Instruction Cache: 64 KB/2-way
L1 Data Cache: 16KB/4-way
L2 Cache: 2048 KB/16-way
No L3 Cache Present
C6 Mode
CPB Mode
AMD C&Q
Max Speed (3200 MHz) Intended Speed (3200 MHz)
This item shows the maximum speed of the CPU.
Microcode Patch Level (600110f)
This item shows the Microcode revision.
L1 Instruction Cache (64KB/2-way)
This item shows CPU L1 Instruction Cache.
L1 Data Cache (16KB/4-way)
This item shows CPU L1 Data Cache.
L2 Cache (2048 KB/16-way)
This item shows CPU L2 Cache.
C6 Mode (Enabled)
This item enables or disables the C6 mode.
CPB Mode (Disabled)
This item is used to set the CPB mode.
AMD C&Q (Enabled)
This item enables or disables the CPU C&Q Function.
Chipset M.I.B III
Intended Speed: 3200 MHZ
Enabled
Disabled
Enabled
A75F2-A2 USER MANUAL
Boot Security Save & Exit
Enabled/disabled C6
: Select Screen
/Click: Select Item
Enter/Dbl Click : Select
+/- : Change Opt.
F1: General Help
F2: Previous Values
F3: Optimized Defaults
F4: Save & Exit
ESC/Right Click: Exit
35