Table of Contents
Advertisement
A
X
3
S
M
a
x
/
A
X
3
A
X
3
S
M
a
x
/
A
X
3
P
a
r
i
t
y
B
i
t
P
a
r
i
t
y
B
i
t
The parity mode uses 1 parity bit for each byte, normally it is even parity mode, that is, each time the memory data is updated,
parity bit will be adjusted to have even count "1" for each byte. When next time, if memory is read with odd number of "1", the
parity error is occurred and this is called single bit error detection.
P
B
S
R
A
M
(
P
i
p
e
l
i
n
e
P
B
S
R
A
M
(
P
i
p
e
l
i
n
e
For Socket 7 CPU, one burst data read requires four QWord (Quad-word, 4x16 = 64 bits). PBSRAM only needs one address
decoding time and automatically sends the remaining QWords to CPU according to a predefined sequence. Normally, it is
3-1-1-1, total 6 clocks, which is faster than asynchronous SRAM. PBSRAM is often used on L2 (level 2) cache of Socket 7 CPU.
Slot 1 and Socket 370 CPU do not need PBSRAM.
P
C
-
1
0
0
D
I
M
M
P
C
-
1
0
0
D
I
M
M
SDRAM
DIMM that supports 100MHz CPU
P
C
-
1
3
3
D
I
M
M
P
C
-
1
3
3
D
I
M
M
SDRAM
DIMM that supports 133MHz CPU
P
C
-
1
6
0
0
o
r
P
C
-
2
1
P
C
-
1
6
0
0
o
r
P
C
-
2
1
Based on FSB frequency, the DDR DRAM has 200MHz and 266MHz two type of working frequency. Because of DDR DRAM
data bus is 64-bit, it provides data transfer bandwidth up to 200x64/8=1600MB/s, and 266x64/8=2100MB/s. Hence, the PC-1600
DDR DRAM is working with 100MHz and PC-2100 DDR DRAM is working with 133MHz FSB frequency.
S
P
l
u
s
I
I
-
U
S
P
l
u
s
I
I
-
U
d
B
u
r
s
t
S
R
A
M
)
d
B
u
r
s
t
S
R
A
M
)
FSB
bus clock.
FSB
bus clock.
0
0
D
D
R
D
R
A
M
0
0
D
D
R
D
R
A
M
108
O
n
l
i
n
e
M
a
n
u
a
l
O
n
l
i
n
e
M
a
n
u
a
l
Advertisement
Table of Contents
