Cpu Configuration - Foxconn A7GM-S User Manual

CPU Configuration

CMOS Setup Utility - Copyright (C) 1985-2006, American Megatrends, Inc.
CPU Configuration
Module Version : 13.23
AGESA Version : 3.1.5.0
Physical Count : 1
Logical Count : 255
AMD Athlon(tm) Processor LE-1620
Revision : F3
Cache L1 : 128KB
Cache L2 : 1024KB
Cache L3 : N/A
Current CPU Speed : 2400MHz,
Current CPU Multiplier
Current FSB Multiplier
Able to Change Frequency : Yes
uCode Patch Level
Cool 'N' Quiet
C1E Support
CPU-NB HT Link Speed
↑↓←→:Move Enter:Select
This menu shows most of the CPU specifications.
► Cool 'N' Quiet (Appears only when CPU supports)
This option helps lowering down the CPU frequency and voltage when system is idling. When
the CPU speed is slowing down, the temperature will drop as well.
► C1E Support (Appears only when CPU supports)
C1E represents Enhanced HALT State. It is a feature which CPU uses to reduce power
consumption when in halt state. C1E drops the CPU's multiplier and voltage to lower levels
when a HLT (halt) command is issued. This item is used to enable/disable the C1E support.
► CPU-NB HT Link Speed
HT stands for HyperTransport bus. The CPU<->NB HT Speed option controls the physical
speed of the CPU to Northbridge HT link using multipliers ranging 1x to 13x. The physical
speed of the link is determined by multiplying the CPU clock with the CPU<->NB HT Speed
setting.
► NCHT Incoming Link Width / NCHT Outgoing Link Width
The coherency refers to the caching of memory, and the HT links between processors are
coherent HT links as the HT protocol includes messages for managing the cache protocol.
Other (non processor-processor) HT links are Non-Coherent HT links, as they do not have
memory cache.
The HyperTransport link width and frequency are initialized between the adjacent coherent
and/or noncoherent HyperTransport technology devices during the reset sequence.
It is highly recommended to set to [Auto] for overall performance.
► CPU-CPU HT Link Speed
HT stands for HyperTransport bus. The CPU<->CPU HT Speed option controls the physical
speed of the CPU to CPU HT link using multipliers ranging 1x to 13x. The physical speed of
the link is determined by multiplying the CPU clock with the CPU<->CPU HT Speed setting.
CPU Configuration
: 12x
: 12x
: None Required
[Disabled] [Disabled]
[Disabled]
[Auto]
+/-/:Value F10:Save
F9:Optimized Defaults
29
Help Item
Enable/disable the
generation of ACPI
_PPC, _PSS, and _PCT
objects .
ESC:Exit F1:General Help