Overview The rDac is a D to A convertor featuring Optical / Coaxial and USB inputs and utilizes a simple push button to cycle between the input option – when locked on to data the LED in front of the relevant source will light Green and audio should be present if the LED is RED in color the input is not locked onto relevant data. Compatible formats include. All PCM 2 channel Input / bit depth 32kHz 44.1kHz 48kHz 88.2kHz 96kHz 176kHz 192kHz USB 16 & 24 Bit Yes Yes Yes Yes Yes No No Optical 16 & 24 Bit Yes Yes No No No No No Coaxial 16 & 24 Bit Yes Yes Yes Yes Yes Yes Yes ...
Main micro circuit page 2 The main micro at location IC107 (on the diagram this is split into two area these are micro power and config + Micro I/O) we will deal with Micro power and config 1 . Micro power and config Two separate power supplies are required by the AT91SAM these are taken from 3V3 and 1V8 for the processor core – the micro is programmed with bespoke Arcam code the oscillator for the micro is at X101 and runs at 4MHz the TDI TDO TCK TMS ERASE NRST pins are for development Debug use and the connecter at location CON103 is not fitted to production items Micro I/O Pin descriptions Pin name Description SPDIF INT Interrupt flag from the SPDIF receiver Source To source select TACT switch Mute RLY Control of mute relay via TR100 DAC MUTE DAC MUTE signal to Pin 25 of Wolfson DAC at location IC301 ENABLE KLEER To MUX at location IC205A ENABLE SPDIF To MUX at location IC202A SERIAL UC to KLEER Serial control to KLEER wireless option SERIAL KLEER to UC Serial data from KLEER to UC SCL To EEprom at location IC108 / DAC at location IC301 / USB receiver at IC103 SDA To EEprom at location IC108 / DAC at location IC301 / USB receiver at IC103 Enable LEDS LEDs on control LED 0 Binary select for LED control via 3 – 8 line decoder at location IC102 ...
Page 4
Input Stages and switching Circuit pages 2 and 3 The inputs are split into two groups with the Wolfson SPDIF receiver at location IC201 dealing with Optical and Coaxial selection whilst the MUX at locations IC202A IC202B and IC205A switch between SPDIF (opt or coax) and USB or KLEER under control from main micro. SPDIF input The Wolfson WM8805 SPDIF receiver supplies data in a format of Data , LRCLK, BCLK and MLCK, the output of IC201 runs directly to the DAC via the MUX at location IC202A with exception of the MCLK this take a path thru IC203 as part of the MCLK MUX between USB / KLEER and SPDIF MCLK’s. USB input The USB data arrives at CON100 before traveling to the USB streaming control chip at location IC103 via the ESD protection Chip at location IC101 the chip is loaded with the DCS asynchronous/isochronous input system from IC100 at boot up. IC103 has it own MCLK source at location IC204 another WM8805 this time used as an adaptive clock source the output is buffered by IC203C The Data , LRCLK, BCLK are switched to the DAC via IC202B with the MCLK coming via IC203. DAC and Audio Stages circuit page 4 The Wolfson 8741 DAC can be found at location IC301 and takes its supplies from 3V3D and 5VDAC, data enters the chip on pins 1 – 5 and should be seen as below. Pin loc Signal type Pin 1 LRCK Pin 2 SDATA Pin 3 BCK Pin 5 MCLK Analogue audio leaves the DAC as balanced pairs on pins 16 / 17 (left) and 12 / 13 (right) audio then travels thru and filter network enters the Op‐amp at location IC300 a/b (L/R) and then onto IC302 a/b (L/R) output muting is twofold with both DAC mute (transistor mute) and full mute (relay) the DAC mute is provided by transistors TR302 and TR305 switching the audio down to 0v this under the control of the DAC MUTE line from IC107, the relay mute is provided by RLY300 and triggered from 2 lines one being the power detect sourced from D400 at power ...
Page 9
P0R33401 P0R33402 P0R33402 P0P3270TP P0P3270TP P0TR3000B P0TR3000B P327 0W063 DGND DRAWING TITLE rDAC DAC and filter Filename: L198_CT3_DAC.SchDoc 10_E131 14/09/10 EMC changes from Telnova ARCAM Notes: 10_E122 08/09/10 Change X200 to 12MHz RLY300 changed to TQ through lead, correct D301 -5V connection.
Page 10
P0P4190TP P0P4190TP 100U C430 C431 -5VA DGND DGND DGND 10uF 10uF DGND DGND DRAWING TITLE rDAC PSU Filename: L198_CT4_PSU.SchDoc 10_E131 14/09/10 EMC changes from Telnova ARCAM Notes: 10_E122 08/09/10 Change X200 to 12MHz A & R Cambridge Ltd. 10_E066 12/04/10...
Page 11
ALL DIMENSIONS IN TOLERANCES UNLESS 0.00± 0.10 CHECKED BY: OTHERWISE STATED 0.0 ± 0.20 MILLIMETERS UNLESS ANGULAR TOL. +2 DEGREES OTHERWISE STATED ORIGINAL SCALE 1:1 MATERIAL: FINISH: SHT 1 OF 3 PART NUMBER AND DRAWING NUMBER rDAC MAIN ASSEMBLY DRAWING TITLE BASE...
Page 12
TOLERANCES UNLESS 0.00± 0.10 CHECKED BY: OTHERWISE STATED 0.0 ± 0.20 MILLIMETERS UNLESS ANGULAR TOL. +2 DEGREES OTHERWISE STATED ORIGINAL SCALE 1:1 MATERIAL: FINISH: SHT 2 OF 3 PART NUMBER AND DRAWING NUMBER rDAC MAIN ASSEMBLY DRAWING TITLE MAIN PCB...
Page 13
ALL DIMENSIONS IN TOLERANCES UNLESS 0.00± 0.10 CHECKED BY: OTHERWISE STATED 0.0 ± 0.20 MILLIMETERS UNLESS ANGULAR TOL. +2 DEGREES OTHERWISE STATED ORIGINAL SCALE 1:1 MATERIAL: FINISH: SHT 3 OF 3 PART NUMBER AND DRAWING NUMBER rDAC MAIN ASSEMBLY DRAWING TITLE COVER...
Page 14
No part of this document may be reproduced of transmitted in any form or by any means, electronic or mechanical, for any purpose without the express permission of A&R Cambridge ltd. This manual is for the exclusive use of A&R Cambridge ltd, it’s approved distributors and affiliated service agents, No part of this manual may be transferred to any other party without express permission of A&R Cambridge ltd. This manual has been generated with great care, it is intended for information only and no liability shall be accepted for errors or changes to specification. A&R Cambridge Ltd Pembroke Avenue Waterbeach Cambridge England CB25 9QR +44 (0)1223 203200 www.arcam.co.uk ...