Feature Highlight - AOpen MX4SG-N Online Manual

Hide thumbs Also See for MX4SG-N:
Table of Contents

Advertisement

M
X
4
S
G
-
N
/
M
X
4
M
X
4
S
G
-
N
/
M
X
4
F
e
a
t
u
r
e
H
i
g
h
l
i
g
h
F
e
a
t
u
r
e
H
i
g
h
l
i
g
h
CPU
®
Supports Intel
Socket 478 Pentium
Socket 478 technology.
Chipset
Springdale is a Graphics Memory Controller Hub (GMCH) designed for use with the Pentium 4 processor with 512-KB L2 cache on 0.13
micron processor and Prescott processor. It provides CPU, DDR, AGP, Hub, CSA Interfaces and integrated graphics with display interfaces.
The CPU interface supports Pentium 4 processor subset of the Extended Mode of the Scalable Bus Protocol. The GMCH memory interface
supports a up to two channels of DDR, and the AGP interface supports 0.8V/1.5V signaling with 8X/4X data transfers and 8X/4X AGP Fast
Writes. The integrated graphics controller provides 3D, 2D, and display capabilities while using a portion of system memory for graphics
memory (UMA) to provide a cost effective, high performance graphics solution. The Springdale platform supports the fifth generation I/O
Controller Hub (ICH5).
The ICH5 integrates an Ultra ATA 100 controller, two Serial ATA host controllers, one EHCI host controller and four UHCI host controllers
supporting eight external USB2.0 ports, LPC interface controller, flash BIOS interface controller, PCI interface controller, AC'97 digital
controller, integrated LAN controller, an ASF controller and a hub interface for communication with the Springdale GMCH.
Memory
Provides two 184-pin DDR
SDRAM
and
DDR400
(PC3200) compliant SDRAM (Synchronous Dynamic Random Access Memory).
S
G
-
L
S
G
-
L
t
t
®
4 (Northwood / Prescott) 1.6GHz~3.06GHz+ with 400/533/800MHz Front Side Bus (FSB) designed for
DIMM sockets that support up to 2GB of dual channel non-ECC
11
O
n
l
i
n
e
M
a
n
O
n
l
i
n
e
M
a
n
DDR266
(PC2100),
DDR333
u
a
l
u
a
l
(PC2700)

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mx4sg-l

Table of Contents