Ich3 Chipset Configuration - TYAN TIGER I7500 Manual

Table of Contents

Advertisement

3.12 – CPU Configuration
Options related to the CPU chipset settings can be altered through the following.
CPU Ratio Status
CPU Ratio Actual Value
CPU Ratio CMOS Setting
Hyper-Threading Enable
3.13 – ICH3 Chipset Configuration
Please leave all options in this section at their default setting because they are crucial to the
stability of the system.
ICH3 Dev31 Func1, IDE
ICH3 Dev31 Func3, SMBUS
ICH3 Dev29 Func0, USB#1
ICH3 Dev29 Func1, USB#2
ICH3 Dev29 Func2, USB#3
LPC 2Eh-2Fh Decode
LPC 2Eh-2Fh Decode
IOAPIC
IOAPIC
Unlocked
20
Au to detects CPU
speed. It is
recommended to
leave as default
(255), because
255
changing CPU
ratios may render
your system
inoperable.
This setting allows you to take advantage of Hyper-Threading
enabled Xeon processors. Enabling Hyper-Threading allows a
compatible Xeon processor to process applications that are
written for a multi-processor system even if you are using only
one Xeon processor.
[Enabled]
[Disabled]
[Enabled]
[Disabled]
[Enabled]
[Disabled]
[Enabled]
[Disabled]
[Enabled]
[Disabled]
[Enabled]
[Disabled]
[Enabled]
[Disabled]
[Enabled]
[Disabled]
[Enabled]
[Disabled]
32
http://www.TYAN.com
Sets the ratio between CPU
Core Clock and the FSB
Frequency. If an invalid ratio
is set in CMOS then actual and
setpoint values may differ. To
modify, hit backspace and type
new ratio.
Controls IDE On/Off
Controls SMBUS On/Off
Enables external USB 1
Enables internal USB 2
Enables internal USB 3
Super I/O address.
(This is a fixed option)
Leave as default.
Leave as default.

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tiger i7500 s2722S2722

Table of Contents