Asus AAEON PICO-MTU4 User Manual
Asus AAEON PICO-MTU4 User Manual

Asus AAEON PICO-MTU4 User Manual

Pico-itx single board computer
Table of Contents

Advertisement

Quick Links

PICO-MTU4
PICO-ITX Single Board Computer
st
User's Manual 1
Ed
Last Updated: July 30, 2024

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the AAEON PICO-MTU4 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for Asus AAEON PICO-MTU4

  • Page 1 PICO-MTU4 PICO-ITX Single Board Computer User’s Manual 1 Last Updated: July 30, 2024...
  • Page 2: Copyright Notice

    Copyright Notice This document is copyrighted, 2024. All rights are reserved. The original manufacturer reserves the right to make improvements to the products described in this manual at any time without notice. No part of this manual may be reproduced, copied, translated, or transmitted in any form or by any means without the prior written permission of the original manufacturer.
  • Page 3 Acknowledgement All other products’ name or trademarks are properties of their respective owners. Microsoft Windows® is a registered trademark of Microsoft Corp. ⚫ Intel® is a registered trademark of Intel Corporation ⚫ Intel® Core™ Ultra is a trademark of Intel Corporation ⚫...
  • Page 4 Packing List Before setting up your product, please make sure the following items have been shipped: Item Quantity PICO-MTU4 ⚫ If any of these items are missing or damaged, please contact your distributor or sales representative immediately. Preface...
  • Page 5 About this Document This User’s Manual contains all the essential information, such as detailed descriptions and explanations on the product’s hardware and software features (if any), its specifications, dimensions, jumper/connector settings/definitions, and driver installation instructions (if any), to facilitate users in setting up their product. Users may refer to the product page on AAEON.com for the latest version of this document.
  • Page 6 Safety Precautions Please read the following safety instructions carefully. It is advised that you keep this manual for future references All cautions and warnings on the device should be noted. Make sure the power source matches the power rating of the device. Position the power cord so that people cannot step on it.
  • Page 7: To Prevent Damage

    If any of the following situations arises, please the contact our service personnel: Damaged power cord or plug Liquid intrusion to the device iii. Exposure to moisture Device is not working as expected or in a manner as described in this manual The device is dropped or damaged Any obvious signs of damage displayed on the device...
  • Page 8 FCC Statement This device complies with Part 15 FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received including interference that may cause undesired operation.
  • Page 9 China RoHS Requirements (CN) 产品中有毒有害物质或元素名称及含量 AAEON Main Board/ Daughter Board/ Backplane 有毒有害物质或元素 部件名称 铅 汞 镉 六价铬 多溴联苯 多溴二苯醚 (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) 印刷电路板 ○ ○ ○ ○ 及其电子组件 外部信号 ○ ○ ○ ○ 连接器及线材 O:表示该有毒有害物质在该部件所有均质材料中的含量均在 SJ/T 11363-2006 标准规定的限量要求以下。 X:表示该有毒有害物质至少在该部件的某一均质材料中的含量超出...
  • Page 10 China RoHS Requirement (EN) Poisonous or Hazardous Substances or Elements in Products AAEON Main Board/ Daughter Board/ Backplane Poisonous or Hazardous Substances or Elements Hexavalent Polybrominated Polybrominated Component Lead Mercury Cadmium Chromium Biphenyls Diphenyl Ethers (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) PCB &...
  • Page 11: Table Of Contents

    Table of Contents Chapter 1 - Product Specifications..................1 Specifications........................ 2 Function Block Diagram ..................... 5 Chapter 2 – Hardware Information ..................6 Dimensions ........................7 Jumpers and Connectors ..................9 List of Jumpers ......................11 2.3.1 Clear CMOS Jumper & Auto Power Button Enable/Disable (JP1) ... 11 List of Connectors ......................
  • Page 12 2.4.18 GPIO Connector (CN20) ................. 30 2.4.19 4-pin Fan Connector (CN21) ................30 Thermal Assembly Options ..................32 2.5.1 Fan Assembly ....................32 Chapter 3 - AMI BIOS Setup ....................33 System Test and Initialization .................. 34 AMI BIOS Setup ......................35 Setup Submenu: Main ....................
  • Page 13 3.5.7 Serial IO Configuration ..................59 Setup Submenu: Security ..................60 3.6.1 Trusted Computing ................... 61 3.6.2 Secure Boot ....................... 63 3.6.3 Expert Key Management ................64 Setup Submenu: Boot ....................66 3.7.1 BBS Priorities...................... 67 Setup Submenu: Save & Exit .................. 69 Setup Submenu: MEBx .....................
  • Page 14: Chapter 1 - Product Specifications

    Chapter 1 Chapter 1 - Product Specifications...
  • Page 15: Specifications

    Specifications System Form Factor PICO-ITX Intel® Core™ Ultra 7/Ultra 5 SoC Intel® Core™ Ultra 7 Processor 165U (2PC+10EC/14T, P core 1.70 GHz, E core 1.20 GHz, 15W) Intel® Core™ Ultra 7 Processor 155U (2PC+10EC/14T, P core 1.70 GHz, E core 1.20 GHz, 15W) Intel®...
  • Page 16 Power Power Requirement Power Supply Type AT/ATX Connector Phoenix 2-pin Connector (Default) Lockable DC Jack Connector (colay) Power Consumption Intel® Core™ Ultra 7 Processor 165U, DDR5 32GB x 1, 2.94A @+12V (Typical) Intel® Core™ Ultra 7 Processor 165U, DDR5 32GB x 1, 5.13A @+12V (Max) Display Controller...
  • Page 17 Internal I/O USB 2.0 x 2 Serial Port COM 1~2 (RS-232/422/485, supports 5V/12V/RI, select by BOM) Video ━ SATA SATA 6Gb/s x 1 +5V SATA Power Connector x 1 Audio ━ DIO/GPIO 4-bit GPIO SMBus/I2C I2C/SMBus (Default: SMBus) Touch ━ 4-pin Smart Fan x 1 ━...
  • Page 18: Function Block Diagram

    Function Block Diagram Chapter 1 – Product Specifications...
  • Page 19: Chapter 2 - Hardware Information

    Chapter 2 Chapter 2 – Hardware Information...
  • Page 20: Dimensions

    Dimensions Chapter 2 – Hardware Information...
  • Page 21 With Phoenix 2-pin Connector (Default) With Lockable DC Jack Connector (Colay) Chapter 2 – Hardware Information...
  • Page 22: Jumpers And Connectors

    Jumpers and Connectors Component Side: Chapter 2 – Hardware Information...
  • Page 23 Solder Side: Chapter 2 – Hardware Information...
  • Page 24: List Of Jumpers

    List of Jumpers Jumpers allow users to manually customize system configurations to their suitable application needs. Please refer to the table below for all of the board’s jumpers that you can configure for your application Label Function JP1 (Pins 1,3,5) Clear CMOS Jumper JP1 (Pins 2,4,6) Auto Power Button Enable/Disable Selection...
  • Page 25: List Of Connectors

    List of Connectors Please refer to the table below for all of the board’s connectors that you can configure for your application Label Function USB 2.0 Connector USB 2.0 Connector M.2 2230 E-Key Front Panel M.2 2280 M-Key COM Connector SATA Port HDMI Port RJ-45 LAN Port 1/Port 2...
  • Page 26: Usb 2.0 Connector (Cn1/Cn2)

    2.4.1 USB 2.0 Connector (CN1/CN2) Pin Name Signal Type Signal Level +5VSB USB2_6_DN DIFF USB2_6_DP DIFF 2.4.2 M.2 2230 E-Key (CN3) Pin Name Signal Type Signal Level +V3P3A +3.3V USB2_10_DP DIFF +V3P3A +3.3V USB2_10_DN DIFF Chapter 2 – Hardware Information...
  • Page 27 Pin Name Signal Type Signal Level CNV_WR_D1_DN DIFF KEYE_CNV_RF_RST CNV_WR_D1_DP DIFF KEYE_CNV_CLKREQ CNV_WR_D0_DN DIFF CNV_WR_D0_DP DIFF KEYE_UART_WAKE_N CNV_WR_CLK_DN DIFF CNV_BRI_RSP CNV_WR_CLK_DP DIFF CNV_RGI_DT CNV_RGI_RSP PCIE_8_TXP DIFF CNV_BRI_DT PCIE_8_TXN DIFF MLK_RST_N MLK_DATA IN/OUT PCIE_8_RXP DIFF MLK_CLK PCIE_8_RXN DIFF PCIE_3_CLK_DP DIFF Chapter 2 – Hardware Information...
  • Page 28 Pin Name Signal Type Signal Level PCIE_3_CLK_DN DIFF SUS_CLK BUF_PLT_RST# PCIE_CLKREQ#3 PCIE_WAKE# IN/OUT CNV_WT_D1_DN DIFF CNV_WT_D1_DP DIFF CNV_WT_D0_DN DIFF CNV_WT_D0_DP DIFF CNV_WT_CLK_DN DIFF +V3P3A +3.3V CNV_WT_CLK_DP DIFF +V3P3A +3.3V Chapter 2 – Hardware Information...
  • Page 29: Front Panel (Cn4)

    2.4.3 Front Panel (CN4) Pin Name Signal Type Signal Level EXT_PWRBTN# SATA_LED- SATA_LED+ BUZZER- BUZZER+ PWR_LED+ HWRST# 2.4.4 M.2 2280 M-Key (CN5) Pin Name Signal Type Signal Level +V3P3S +3.3V Chapter 2 – Hardware Information...
  • Page 30 Pin Name Signal Type Signal Level +V3P3S +3.3V PCIE_12_RXN DIFF CARD_PWR_OFF_N PCIE_12_RXP DIFF PCH_SATA_LED_N +3.3V PCIE_12_TXN DIFF +V3P3S +3.3V PCIE_12_TXP DIFF +V3P3S +3.3V +V3P3S +3.3V PCIE_11_RXN DIFF +V3P3S +3.3V PCIE_11_RXP DIFF KEYM_SSD_VIO PCIE_11_TXN DIFF PCIE_11_TXP DIFF PCIE_10_RXN DIFF PCIE_10_RXP DIFF PCIE_10_TXN DIFF Chapter 2 –...
  • Page 31 Pin Name Signal Type Signal Level PCIE_10_TXP DIFF PCIE_9_RXN/ DIFF SATA_1_RXP PCIE_9_RXP/ DIFF SATA_1_RXN PCIE_9_TXN/ DIFF SATA_1_TXN PCIE_9_TXP/SATA_1_TX DIFF BUF_PLT_RST# M2M_CLKREQ# PCIE_5_CLK_DN DIFF PCIE_WAKE# PCIE_5_CLK_DP DIFF SUS_CLK KEYM_DET +V3P3S +3.3V +V3P3S +3.3V Chapter 2 – Hardware Information...
  • Page 32: Com Connector (Cn6)

    Pin Name Signal Type Signal Level +V3P3S +3.3V 2.4.5 COM Connector (CN6) COM Port 1/Port 2 RS-232 (Default) Pin Name Signal Type Signal Level DCD1 DCD2 ±9V ±9V DTR1 ±9V DTR2 ±9V DSR1 DSR2 RTS1 ±9V RTS2 ±9V CTS1 CTS2 RI1/ +5V/ +12V IN/ PWR +5V/+12V...
  • Page 33 COM Port 1/Port 2 RS-232 (Default) Pin Name Signal Type Signal Level COM Port 1 RS-422 Pin Name Signal Type Signal Level RS422_TX- ±9V RS422_TX+ ±9V RS422_RX+ RS422_RX- COM Port 1 RS-485 Pin Name Signal Type Signal Level RS485_D- IN/OUT ±9V RS485_D+ IN/OUT...
  • Page 34: Sata Port (Cn7)

    COM Port 2 RS-485 Pin Name Signal Type Signal Level RS485_D- IN/OUT ±9V RS485_D+ IN/OUT ±9V Note: COM 2 RS-232/422/485 can be set by BIOS setting. Default is RS-232. 2.4.6 SATA Port (CN7) Pin Name Signal Type Signal Level SATA_TXP DIFF SATA_TXN DIFF...
  • Page 35: Hdmi Port (Cn8)

    2.4.7 HDMI Port (CN8) Pin Name Signal Type Signal Level HDMI_TX2+ DIFF HDMI_TX2- DIFF HDMI_TX1+ DIFF HDMI_TX1- DIFF HDMI_TX0+ DIFF HDMI_TX0- DIFF HDMI_CLK+ DIFF HDMI_CLK- DIFF DDC_CLK IN/OUT DDC_DATA IN/OUT +V5S HDMI_HPD Chapter 2 – Hardware Information...
  • Page 36: Lan Port 1/Port 2 (Cn9)

    2.4.8 RJ-45 LAN Port 1/Port 2 (CN9) Pin Name Signal Type Signal Level LAN1_MDI0_P DIFF LAN1_MDI0_N DIFF LAN1_MDI1_P DIFF LAN1_MDI1_N DIFF LAN1_MDI2_P DIFF LAN1_MDI2_N DIFF LAN1_MDI3_P DIFF LAN1_MDI3_N DIFF LAN2_MDI0_P DIFF LAN2_MDI0_N DIFF LAN2_MDI1_P DIFF LAN2_MDI1_N DIFF LAN2_MDI2_P DIFF LAN2_MDI2_N DIFF LAN2_MDI3_P DIFF...
  • Page 37: Output For Sata Hdd (Cn10)

    2.4.9 +5V Output for SATA HDD (CN10) Pin Name Signal Type Signal Level +V5S Note: The driving current of +V5S supports up to 2A. 2.4.10 RTC Battery Connector (CN11) Pin Name Signal Type Signal Level +3.3V +3.3V Chapter 2 – Hardware Information...
  • Page 38: Usb 3.2/Usb 2.0 Port 1/Port 2 (Cn12)

    2.4.11 USB 3.2/USB 2.0 Port 1/Port 2 (CN12) Pin Name Signal Type Signal Level +5VSB USB2_1_DN DIFF USB2_1_DP DIFF USB3_1_RXN DIFF USB3_1_RXP DIFF USB3_1_TXN DIFF USB3_1_TXP DIFF +5VSB USB2_8_DN DIFF USB2_8_DP DIFF USB3_2_RXN DIFF USB3_2_RXP DIFF USB3_2_TXN DIFF USB3_2_TXP DIFF Note: The driving current of +5VSB supports up to 0.9A/Port.
  • Page 39: External Power Input (Cn13)

    2.4.12 External Power Input (CN13) Pin Name Signal Type Signal Level +VIN +12V or +9~+36V 2.4.13 eDP Connector (CN15) Pin Name Signal Type Signal Level +VCC_EDP_BKLT +12V +VCC_EDP_BKLT +12V +VCC_EDP_BKLT +12V +VCC_EDP_BKLT +12V EDP_HPD EDP_BKLT_EN EDP_BKLTCTL Chapter 2 – Hardware Information...
  • Page 40 Pin Name Signal Type Signal Level EDP_ AUX _DP DIFF EDP_ AUX _DN DIFF EDP_LANE3_DP DIFF EDP_LANE3_DN DIFF EDP_LANE0_DP DIFF EDP_LANE0_DN DIFF EDP_LANE1_DP DIFF EDP_LANE1_DN DIFF EDP_LANE2_DP DIFF EDP_LANE2_DN DIFF +VDD +3.3V +VDD +3.3V +VDD +3.3V Note: The driving current of +VCC_EDP_BKLT supports up to 1.2A. Note: The driving current of +VDD supports up to 1A.
  • Page 41: Imvp9 Programming Port (Cn16)

    2.4.14 IMVP9 Programming Port (CN16) Pin Name Signal Type Signal Level PM_SDA IN/OUT +3.3V PM_SCL +3.3V 2.4.15 I2C/SMBus Connector (CN17) Pin Name Signal Type Signal Level +V3P3S +3.3V SMB_CLK/ +3.3V I2C_CLK/TIME_SYNC0 SMB_DAT/ IN/OUT +3.3V I2C_DAT/TIME_SYNC1 SMB_ALERT/ +3.3V INT_SERIRQ/LAN_SDP Note: Default function is SMBus. Chapter 2 –...
  • Page 42: Spi Flash Programming Port (Cn18)

    2.4.16 SPI Flash Programming Port (CN18) Pin Name Signal Type Signal Level SPI_MISO SPI_CLK +V3P3A_SPI +3.3V SPI_MOSI SPI_CS 2.4.17 Port 80 Debug Port Connector (CN19) Pin Name Signal Type Signal Level ESPI_IO0_EC_R IN/OUT +3.3V ESPI_IO1_EC_R IN/OUT +1.8V ESPI_IO2_EC_R IN/OUT +1.8V ESPI_IO3_EC_R IN/OUT +1.8V...
  • Page 43: Gpio Connector (Cn20)

    Pin Name Signal Type Signal Level ESPI_CLK_EC_R +1.8V +V3P3A +3.3V 2.4.18 GPIO Connector (CN20) Pin Name Signal Type Signal Level +V5S GPIO_0 IN/OUT GPIO_1 IN/OUT GPIO_2 IN/OUT GPIO_3 IN/OUT 2.4.19 4-pin Fan Connector (CN21) Pin Name Signal Type Signal Level FAN_POWER +12V Chapter 2 –...
  • Page 44 Pin Name Signal Type Signal Level FAN_TAC FAN_CTL Note: The driving current of FAN_POWER supports up to 1A. Chapter 2 – Hardware Information...
  • Page 45: Thermal Assembly Options

    Thermal Assembly Options 2.5.1 Fan Assembly Fan Part Number: PICO-MTU4-FAN01. Chapter 2 – Hardware Information...
  • Page 46: Chapter 3 - Ami Bios Setup

    Chapter 3 Chapter 3 - AMI BIOS Setup...
  • Page 47: System Test And Initialization

    System Test and Initialization These routines test and initialize board hardware. If the routines encounter an error during the tests, you will either hear a few short beeps or see an error message on the screen. There are two kinds of errors: fatal and non-fatal. The system can usually continue the boot up sequence with non-fatal errors.
  • Page 48: Ami Bios Setup

    AMI BIOS Setup AMI BIOS ROM has a built-in Setup program that allows users to modify the basic system configuration. This type of information is stored in battery-backed CMOS RAM and BIOS NVRAM so that it retains the Setup information when the power is turned off. Entering Setup Power on the computer and press <Del>or <ESC>...
  • Page 49: Setup Submenu: Main

    Setup Submenu: Main Chapter 3 – AMI BIOS Setup...
  • Page 50: Setup Submenu: Advanced

    Setup Submenu: Advanced Chapter 3 – AMI BIOS Setup...
  • Page 51: Cpu Configuration

    3.4.1 CPU Configuration Options Summary Intel (VMX) Virtualization Disabled Technology Enabled Optimal Default, Failsafe Default When enabled, a VMM can utilize the additional hardware capabilities provided by Vanderpool Technology. Intel® SpeedStep™ Disabled Enabled Optimal Default, Failsafe Default Allows more than two frequency ranges to be supported. Turbo Mode Disabled Enabled...
  • Page 52: Memory Configuration

    3.4.2 Memory Configuration Chapter 3 – AMI BIOS Setup...
  • Page 53: Hardware Monitor

    3.4.3 Hardware Monitor Options Summary Smart Fan Disable Enable Optimal Default, Failsafe Default Enables or Disables Smart Fan. Chapter 3 – AMI BIOS Setup...
  • Page 54: Smart Fan Mode Configuration

    3.4.3.1 Smart Fan Mode Configuration Options Summary Fan 1 Smart Fan Control Manual Duty Mode Auto Duty-Cycle Mode Optimal Default, Failsafe Default Smart Fan Mode Select Temperature Source CPU Temperature Optimal Default, Failsafe Default System Temperature System Temperature 2 Select the monitored temperature source for this fan. Temperature 1 Duty Cycle 1 Auto fan speed control.
  • Page 55: Pch-Fw Configuration

    3.4.4 PCH-FW Configuration Options Summary TPM Device Selection dTPM Optimal Default, Failsafe Default Selects TPM device: PTT or discrete TPM. PTT - enables PTT in SkuMgr dTPM - disables PTT is SkuMgr. Warning: PTT/dTPM will be disabled and all data saved on it will be lost. Chapter 3 –...
  • Page 56: Power Management

    3.4.5 Power Management Options Summary Power Mode ATX Type Optimal Default, Failsafe Default AT Type Select power supply mode. Power Saving (ERP) Control Disabled Optimal Default, Failsafe Default Enabled Select Power saving control. Restore AC Power Loss Last State Optimal Default, Failsafe Default Always On Always Off Select power state when power is re-applied after a power failure.
  • Page 57: Aaeon Bios Robot

    Options Summary By Date: System will wake on the with hr::min::sec specified./n By Weekday: System will wake on the enabled weekday with hr::min::sec specified./n Bypass: BIOS will not control RTC wake function. 3.4.6 AAEON BIOS Robot Options Summary Sends watch dog before Disabled Optimal Default, Failsafe Default BIOS POST...
  • Page 58 Options Summary Timer count set to Watch Dog Timer for POST. WARNING: Do not set to a value equal or shorter than normal POST time, otherwise system may never complete POST unless clearing BIOS settings. More than 2x normal POST time is suggested. Sends watch dog before Disabled Optimal Default, Failsafe Default...
  • Page 59: Device Detecting Configuration

    3.4.7 Device Detecting Configuration Options Summary Action Reset System Optimal Default, Failsafe Default Hold System Select action that robot should do. Soft or hard reset Soft Optimal Default, Failsafe Default Hard Select reset type robot should send on each boot. Retry-Count Optimal Default, Failsafe Default Fill retry counter here.
  • Page 60: Device #1 ~ #5 Detecting Configuration

    Options Summary Select robot action time: After show logo - Robot will do action after logo is displayed. System devices are almost ready. Before show logo - Robot will do action earlier before logo, but some devices may not be ready. 3.4.7.1 Device #1 ~ #5 Detecting Configuration Options Summary...
  • Page 61: Aaeon Smart Boost

    3.4.8 AAEON Smart Boost Options Summary AAEON Smart Boost Disable Optimal Default, Failsafe Default Smart Boost Maximum Performance Good Stability Chapter 3 – AMI BIOS Setup...
  • Page 62: Setup Submenu: System I/O

    Setup Submenu: System I/O Chapter 3 – AMI BIOS Setup...
  • Page 63: Storage Configuration

    3.5.1 Storage Configuration Chapter 3 – AMI BIOS Setup...
  • Page 64: Nvme Configuration

    3.5.2 NVMe Configuration Chapter 3 – AMI BIOS Setup...
  • Page 65 Options Summary Self Test Option Short Optimal Default, Failsafe Default Extended Select either Short or Extended Self Test. Short option will take couple of minutes and extended option will take several minutes to complete. Self Test Action Controller Only Test Optimal Default, Failsafe Default Controller and NameSpace Test...
  • Page 66: Sata Configuration

    3.5.3 SATA Configuration Options Summary SATA Controller(s) Enabled Optimal Default, Failsafe Default Disabled Enable/Disable SATA Device. Port 0 (CN10) Enabled Optimal Default, Failsafe Default Disabled Enable or Disable SATA Port. Port1(CN11)/mSATA (CN8) Enabled Optimal Default, Failsafe Default Disabled Enable or Disable SATA Port. Chapter 3 –...
  • Page 67: Gpio Port Configuration

    3.5.4 GPIO Port Configuration Options Summary GPIO Port* Output Input Set GPIO as Input or Output Output Level High Set output level when GPIO pin is output Chapter 3 – AMI BIOS Setup...
  • Page 68: Sio Configuration

    3.5.5 SIO Configuration Chapter 3 – AMI BIOS Setup...
  • Page 69: Serial Port 1 Configuration

    3.5.5.1 Serial Port 1 Configuration Options Summary Use This Device Disable Enable Optimal Default, Failsafe Default Enable or Disable this Logical Device. Possible: Use Automatic Settings Optimal Default, Failsafe Default IO=3F8h; IRQ=4 IO=2F8h; IRQ=3 Allows user to change Device's Resource settings. New settings will be reflected on This Setup Page after System restarts.
  • Page 70: Serial Port 2 Configuration

    3.5.5.2 Serial Port 2 Configuration Options Summary Use This Device Disable Enable Optimal Default, Failsafe Default Enable or Disable this Logical Device. Possible: Use Automatic Settings Optimal Default, Failsafe Default IO=2F8h; IRQ=3 IO=3F8h; IRQ=4 Allows user to change Device's Resource settings. New settings will be reflected on This Setup Page after System restarts.
  • Page 71: Serial Port Console Redirection

    3.5.6 Serial Port Console Redirection Options Summary Console Redirection Disabled Optimal Default, Failsafe Default Enabled Console Redirection Enable or Disable. Console Redirection EMS Disabled Optimal Default, Failsafe Default Enabled Console Redirection Enable or Disable. Chapter 3 – AMI BIOS Setup...
  • Page 72: Serial Io Configuration

    3.5.7 Serial IO Configuration Options Summary I2C0 Controller Disabled Optimal Default, Failsafe Default Enabled Enable/Disable SerialIo Controller. I2C1 Controller Disabled Optimal Default, Failsafe Default Enabled Enable/Disable SerialIo Controller. Chapter 3 – AMI BIOS Setup...
  • Page 73: Setup Submenu: Security

    Setup Submenu: Security Change User/Supervisor Password You can install a Supervisor password, and if you install a supervisor password, you can then install a user password. A user password does not provide access to many of the features in the Setup utility. If you highlight these items and press Enter, a dialog box appears which lets you enter a password.
  • Page 74: Trusted Computing

    3.6.1 Trusted Computing Options Summary Security Device Support Enable Optimal Default, Failsafe Default Disable Enables or Disables BIOS support for security device. O.S. will not show Security Device. TCG EFI protocol and INT1A interface will not be available. SHA256 PCR Bank Enabled Optimal Default, Failsafe Default Disabled...
  • Page 75 Options Summary Platform Hierarchy Enabled Optimal Default, Failsafe Default Disabled Enable or Disable Platform Hierarchy Storage Hierarchy Enabled Optimal Default, Failsafe Default Disabled Enable or Disable Storage Hierarchy Endorsement Hierarchy Enabled Optimal Default, Failsafe Default Disabled Enable or Disable Endorsement Hierarchy Physical Presence Spec Optimal Default, Failsafe Default Version...
  • Page 76: Secure Boot

    3.6.2 Secure Boot Options Summary Secure Boot Disabled Optimal Default, Failsafe Default Enabled Secure Boot feature is Active if Secure Boot is Enabled, Platform Key (PK) is enrolled and the System is in User mode. The mode change requires platform reset Secure Boot Mode Custom Optimal Default, Failsafe Default...
  • Page 77: Expert Key Management

    3.6.3 Expert Key Management Options Summary Factory Key Provision Disabled Optimal Default, Failsafe Default Enabled Secure Boot feature is Active if Secure Boot is Enabled, Platform Key (PK) is enrolled and the System is in User mode. The mode change requires platform reset. Restore Factory Keys Force System to User Mode.
  • Page 78 Options Summary Device Guard ready system must not list 'Microsoft UEFI CA' Certificate in Authorized Signature database (db). Restore DB defaults Restore DB variable to factory defaults. Platform Key (PK) Details Export Update Delete Key Exchange Keys Details Export Update Append Delete Authorized Signatures...
  • Page 79: Setup Submenu: Boot

    Setup Submenu: Boot Options Summary Quiet Boot Disabled Enabled Optimal Default, Failsafe Default Enable or Disable Quiet Boot option. Network Stack Disabled Optimal Default, Failsafe Default Enabled Enable/Disable UEFI Network Stack. BOOT Option Priorities Sets the system boot order. Chapter 3 – AMI BIOS Setup...
  • Page 80: Bbs Priorities

    3.7.1 BBS Priorities Chapter 3 – AMI BIOS Setup...
  • Page 81 Chapter 3 – AMI BIOS Setup...
  • Page 82: Setup Submenu: Save & Exit

    Setup Submenu: Save & Exit Options Summary Save Changes and Reset Reset the system after saving the changes. Discard Changes and Exit Exit system setup without saving any changes. Restore Defaults Restore/Load Default values for all the setup options. Chapter 3 – AMI BIOS Setup...
  • Page 83: Setup Submenu: Mebx

    Setup Submenu: MEBx Options Summary Intel (R) AMT Disabled Enabled Optimal Default, Failsafe Default Enable or Disable Intel® AMT option. Change ME Password Change Password for entering MEBx Chapter 3 – AMI BIOS Setup...
  • Page 84: Intel® Amt Configuration

    3.9.1 Intel® AMT Configuration Options Summary Password Policy Default Password Only During Setup and Configuration Anytime Optimal Default, Failsafe Default Network Access State Network Active Network Inactive Optimal Default, Failsafe Default Full Unprovision Changes network state of ME. When disabling, it will also clear some other settings. Chapter 3 –...
  • Page 85: Redirection Features

    3.9.2 Redirection Features Options Summary Disabled Enabled Optimal Default, Failsafe Default Enable FW SOL Interface. Storage Redirection Disabled Enabled Optimal Default, Failsafe Default Enable FW Remote – Storage Redirection. KVM Features Selection Disabled Enabled Optimal Default, Failsafe Default Enable FW KVM Feature. Chapter 3 –...
  • Page 86: User Consent

    3.9.3 User Consent Options Summary User Opt-in None Optimal Default, Failsafe Default Configure When User Consent Should be Required. Opt-in Configurable from Disabled Remote IT Enabled Optimal Default, Failsafe Default Enable/Disable Remote Change Capability of User Consent Feature. Chapter 3 – AMI BIOS Setup...
  • Page 87: Network Setup

    3.9.4 Network Setup Chapter 3 – AMI BIOS Setup...
  • Page 88: Intel® Me Network Name Settings

    3.9.5 Intel® ME Network Name Settings Options Summary FQDN Computer’s FQDN Shared/Dedicated FQDN Dedicated Shared Optimal Default, Failsafe Default Chapter 3 – AMI BIOS Setup...
  • Page 89: Tcp/Ip Settings

    3.9.6 TCP/IP Settings Options Summary DHCP Mode Disabled Enabled Optimal Default, Failsafe Default Enable/Disable IPV4 DHCP Mode. Chapter 3 – AMI BIOS Setup...
  • Page 90: Remote Setup And Configuration

    3.9.7 Remote Setup and Configuration Options Summary Provisioning Server Address Provisioning server address. Either host name or IPv4 or IPv6 address. Provisioning Server Port number Provisioning server port number (0-65535) Remote Configuration ** Enabled Optimal Default, Failsafe Default Disabled Chapter 3 – AMI BIOS Setup...
  • Page 91: Power Control

    3.9.8 Power Control Options Summary ME ON in Host Sleep States Mobile: ON in S0 Mobile: ON in S0, ME Optimal Default, Failsafe Default Wake in S3, S4-5 (AC only) Idle Timeout Optimal Default, Failsafe Default Timeout Value (1-65535) Chapter 3 – AMI BIOS Setup...
  • Page 92: Chapter 4 - Driver Installation

    Chapter 4 Chapter 4 – Driver Installation...
  • Page 93: Driver Download/Installation

    Driver Download/Installation Drivers for the PICO-MTU4 can be downloaded from the product page on the AAEON website by following this link: https://www.aaeon.com/en/ Download the driver(s) you need and follow the steps below to install them. Chipset Driver Open the folder where you unzipped the Chipset Drivers. Run the SetupChipset.exe file in the folder.
  • Page 94 Install Intel I219 Driver: Open the folder where you unzipped the LAN Drivers. Open the Device Manager by pressing Win + X and selecting "Device Manager." Find the network adapter that corresponds to Intel I219. It may be listed under "Network adapters." Right-click on the network adapter and select "Update driver."...
  • Page 95 Intel NPU Driver Open the Device Manager by pressing Win + X and selecting "Device Manager." Find the device that corresponds to the Intel NPU. It may be listed under "Processors," "System devices," or "Other devices." Right-click on the device and select "Update driver." Choose "Browse my computer for drivers."...
  • Page 96: Appendix A - Mating Connectors

    Appendix A Appendix A – Mating Connectors...
  • Page 97: List Of Mating Connectors And Cables

    List of Mating Connectors and Cables The following table lists mating connectors and available cables. Connector Function Mating Connector Label Cable P/N Vendor Model no USB 2.0 Port HIROSE KW30-4P-1C(800) 170X000880 USB 2.0 Port HIROSE KW30-4P-1C(800) 170X000880 Front Panel SHR-10V-S-B 170X000603 COM Header SHDR-20V-S-B...
  • Page 98: Appendix B - I/O Information

    Appendix B Appendix B - I/O Information...
  • Page 99: I/O Address Map

    I/O Address Map Appendix B - I/O Information...
  • Page 100: Irq Mapping Chart

    IRQ Mapping Chart Appendix B - I/O Information...
  • Page 101 Appendix B - I/O Information...
  • Page 102 Appendix B - I/O Information...
  • Page 103 Appendix B - I/O Information...
  • Page 104 Appendix B - I/O Information...
  • Page 105 Appendix B - I/O Information...
  • Page 106 Appendix B - I/O Information...
  • Page 107 Appendix B - I/O Information...
  • Page 108 Appendix B - I/O Information...
  • Page 109: Memory Address Map

    Memory Address Map Appendix B - I/O Information...

Table of Contents