Table of Contents
Advertisement
GRUNDIG Service
Chassisplatte / Chassis Board – Scaler-SOC
FAULT
FAULT
VCC3V3
R138 NC
R400 NC
IC400D
3D_IR
A14
3D_IR
PWM1
B14
B10
BRI_ADJ
BRI_ADJ
3D_FLAG
C9
3D_FLAG
D7
PM_PWM
PM_PWM
H6
SAR0
SAR0
GPIO_VID_0
G5
GPIO_VID_0
G4
SAR1
H4
SAR1
AGCMON
H5
AGCMON
SPI-SCK
B1
C1
SPI-SDI
SPI-SDO
C2
C3
SPI-CS1N
A2
T4
UART-RX
UART-RX
UART-TX
U6
UART-TX
I2CM
B12
I2C_M_SCL
I2C_M_SCL
I2CM
I2C_M_SDA
A12
I2C_M_SDA
HDMI3-DET
C8
HDMI3-DET
SPKR-EN
B9
SPKR-EN
A8
3D_EN
3D_EN
HDMI4-DET
A9
HDMI4-DET
PCM_PWR_EN
C7
PCM_PWR_EN
B8
BACKUSB_OCD
BACKUSB_OCD
HDMI1-DET
F4
HDMI1-DET
HDMI2-DET
G6
HDMI2-DET
SIDEUSB_OCD
F5
SIDEUSB_OCD
47R
E8
DVBS2_RST
R429
DVBS2_RST
I2C_A_SCL
F6
I2C_A_SCL
D8
I2CA
I2C_A_SDA
I2C_A_SDA
I2CA
K6
LOCDIM
LOCDIM
VESA_CTRL
K4
VESA_CTRL
D5
MUTE-AMP
MUTE-AMP
FLASH-WPN1
J5
E6
POWER_SW
POWER_SW
K5
E5
USB_EN
USB_EN
ANTPWR_DET
L4
ANTPWR_DET
E4
MUTE_LINEOUT
MUTE_LINEOUT
DVBT2_RST
B2
DVBT2_RST
ANTPOWER
47R
J6
R442
ANTPOWER
L6
EDID_WP
EDID_WP
TUNER_RST
T27
R403
1k
TUNER_RST
R28
TCON_ON
TCON_ON
T26
47R
R26
BL_CTRL
R428
BL_CTRL
MUTE_SC
T28
MUTE_SC
47R
EE_WP
C6
1
R433A
8
B6
PANEL_IO_0
B5
R432
PANEL_IO_1
4 R433D
5
A5
PANEL_IO_2
3
R433C
6
C5
PANEL_IO_3
2 R433B
7
A6
PANEL_IO_4
B7
E9
MSD8881CV
R405
0R
IC401
1
8
E2V
E0
VCC
2
7
E2W
TP78
E1
WC
3
6
E2C
E2
SCL
4
5
E2D
VSS
SDA
M24C64-WMN6TP-K
I2C address at A0
C407
100nF
EEPROM (Panel data)
Boot Loader SPI Flash
FLASH-WPN
SPI_SDO
SPI_SDI
SPI_CSN_0
SPI_SCK
VCC3V3-ST
R411 0R
IC402
NC
R412
4.7K
1
8
CE#
VDD
16
2
7
SO
HOLD#
R413
3
6
WP#
SCK
4
5
VSS
SI
4.7K
R414
NC
150mill
*100MHz, No any VIA hole!
IC Configuration (H/W Boot Str ap)
VCC3V3-ST
R402
NC
I2S_OUT_MCK
I2S_OUT_MCK
R404
4.7K
R415
4.7K
I2S_OUT_BCK
I2S_OUT_BCK
R416
NC
R434
4.7K
PWM1
R437
NC
R438
4.7K
3D_IR
R439
NC
R440
4.7K
PM_PWM
R441
NC
U27
PWM0
LVA0P
U26
PWM1
LVA0N
V27
PWM
PWM2
LVA1P
V28
PWM3
LVA1N
V26
PWM_PM
LVA2P
W28
LVA2N
W27
GPIO[41]/SAR0
LVACLKP
W26
GPIO[42]/SAR1
LVACLKN
Y27
SAR
GPIO[43]/SAR2
LVA3P
Y26
GPIO[44]SAR3
LVA3N
AA27
GPIO[45]/SAR4
LVA4P
AA28
LVA4N
SPI_CK
SPI
SPI_DI
AA26
SPI_DO
LVB0P
AB28
GPIO[14]
LVB0N
AB27
SPI_CZ
LVB1P
AB26
LVB1N
AC27
LVB2P
AC26
DDCA_CK
LVB2N
AD27
UART
DDCA_DA
LVBCLKP
AD28
LVBCLKN
AD26
LVB3P
AE28
LVB3N
AE27
DDCR_CK
LVB4P
AE26
I2C
DDCR_DA
LVB4N
AF27
GPIO[53]//UART1_TX
LVC0P
AF26
LVDS
GPIO[54]/UART1_RX
LVC0N
AG28
120Hz
GPIO[55]/UART2_TX
LVC1P
AH27
GPIO[56]/UART2_RX
LVC1N
AG27
GPIO[57]/UART3_TX
LVC2P
AH26
GPIO[58]/UART3_RX
LVC2N
AG26
GPIO[59]
LVCCLKP
AG25
GPIO[60]
LVCCLKN
AF25
GPIO[61]
LVC3P
AG24
GPIO
GPIO[62]
LVC3N
AH24
GPIO[63]
LVC4P
AF24
GPIO[64]
LVC4N
AH23
GPIO[8]
LVD0P
AG23
GPIO[9]
LVD0N
AF23
GPIO[10]
LVD1P
AG22
GPIO[11]
LVD1N
AF22
GPIO[12]
LVD2P
AG21
PM
GPIO[13]
LVD2N
AH21
GPIO[15]
LVDCLKP
AF21
GPIO[16]
LVDCLKN
AH20
GPIO[17]
LVD3P
AG20
GPIO[18]
LVD3N
AF20
GPIO[19]
LVD4P
AG19
GPIO[20]
LVD4N
GPIO[144]
GPIO
GPIO[145]
GPIO[146]
GPIO[147]
GPIO[148]
GPIO[46]
GPIO[47]
GPIO[48]
GPIO[49]
GPIO[50]
GPIO[51]
M6
GPIO[52]
GPIO[6]
GND
VCC3V3
R406
4.7K
R407
11
TP76
EE_WP
TP77
I2C_M_SCL
TP79
I2C_M_SDA
12
100R
R408
NC
SPI Flash
R409
0R
FLASH-WPN1
SPI-SDO
SPI-SDI
SPI-CS1N
SPI-SCK
R410
47R
VCC3.3V-Flash
15
C417
IC403
100nF
SPI_CSN_0
1
8
CE#
VDD
2
7
SPI_SDO
SO
HOLD#
13
3
6
FLASH-WPN
SPI_SCK
WP#
SCK
4
5
SPI_SDI
14
VSS
SI
W25Q16BVSSIG
200mill
LVA0_P
RP417
1
8
47R*4
LVA0_N
2
7
LVA1_P
3
6
LVA1_N
4
5
LVA2_P
RP418
1
8
47R*4
LVA2_N
2
7
LVACLK_P
3
6
LVACLK_N
4
5
LVA3_P
RP419
1
8
47R*4
LVA3_N
2
7
LVA4_P
3
6
A4_R_P
R420
0R
LVA4_N
4
5
A4_R_N
R421
0R
LVB0_P
RP422
1
8
47R*4
LVB0_N
2
7
LVB1_P
3
6
LVB1_N
4
5
LVB2_P
RP423
1
8
47R*4
LVB2_N
2
7
LVBCLK_P
3
6
LVBCLK_N
4
5
LVB3_P
RP424
1
8
47R*4
LVB3_N
2
7
LVB4_P
3
6
B4_R_P
R425
0R
LVB4_N
4
5
B4_R_N
R426
0R
LVC0_P
RP427
1
8
47R*4
LVC0_N
2
7
LVC1_P
3
6
LVC1_N
4
5
LVC2_P
RP428
1
8
47R*4
LVC2_N
2
7
LVCCLK_P
3
6
LVCCLK_N
4
5
LVC3_P
RP429
1
8
47R*4
LVC3_N
2
7
LVC4_P
3
6
C4_R_P
R430
0R
LVC4_N
4
5
C4_R_N
R431
0R
LVD0_P
RP432
1
8
47R*4
LVD0_N
2
7
LVD1_P
3
6
LVD1_N
4
5
LVD2_P
RP433
1
8
47R*4
LVD2_N
2
7
LVDCLK_P
3
6
LVDCLK_N
4
5
LVD3_P
RP434
1
8
47R*4
LVD3_N
2
7
LVD4_P
3
6
D4_R_P
R436
0R
LVD4_N
4
5
D4_R_N
R435
0R
2 - 18
Chassis J5
LVDSA
28
A0_P
A0_P
A0_N
A0_N
29
A1_P
A1_P
A1_N
A1_N
A2_P
A2_P
A2_N
A2_N
LVDSA
ACK_P
ACK_P
ACK_N
!
ACK_N
30
A3_P
A3_P
A3_N
A3_N
A4_P
A4_P
A4_N
A4_N
LVDSB
B0_P
B0_P
B0_N
B0_N
B1_P
B1_P
B1_N
B1_N
B2_P
B2_P
B2_N
B2_N
LVDSB
BCK_P
BCK_P
BCK_N
BCK_N
B3_P
B3_P
B3_N
B3_N
B4_P
B4_P
@
B4_N
B4_N
LVDSC
C0_P
C0_P
C0_N
C0_N
C1_P
C1_P
C1_N
C1_N
C2_P
C2_P
C2_N
LVDSC
C2_N
CCK_P
CCK_P
CCK_N
CCK_N
C3_P
C3_P
C3_N
C3_N
C4_P
C4_P
C4_N
C4_N
LVDSD
D0_P
D0_P
#
D0_N
D0_N
Mode: Standby
D1_P
D1_P
D1_N
D1_N
D2_P
D2_P
D2_N
LVDSD
D2_N
DCK_P
DCK_P
DCK_N
DCK_N
D3_P
D3_P
D3_N
D3_N
D4_P
D4_P
D4_N
D4_N
$
Mode: Standby
%
Mode: Standby
^
Mode: Standby
•
ª
º
Advertisement
Table of Contents
