Pioneer DV-585A-A Service Manual page 66

Table of Contents

Advertisement

1
i MT1389EE/B2-L (DVD MT ASSY : C4002)
¢ MPEG/MICON/RF-AMP CPU
@ Pin Function
2
| 1 [acnn
| -
| 2 |DVDA
3 |[DvDB
4 |pvpc
| 5 [pvp
ft
| 6 [DvoRFIP |
[8 [MA
Me
Analog ground
AC coupled input path A
AC coupled input path B
AC coupled input path C
AC coupled input path D
AC coupled DVD RF signal input RFIP
AC coupled DVD PF signal input RFIN
DC coupled main-beam RF signal input A
+
4 1]
oO
5.
5
5
5
DC coupled main-beam RF signal input B
2
DC coupled main-beam FF signal input C
DC coupled main-beam RF signal input D
DC coupled sub-beam RF signal input A
DC coupled sub-beam PF signal input B
DC coupled sub-beam RF signal input C
DC coupled sub-beam RF signal input D
1OA2
IOA3
IOA5
4
oOo
57
on
a
[No.| PinName | VO | _PinFunction | No.| PinName | VO | _—PinFunction
eae ie
1OA6
VO
{Microcontroller address 6/10
Serial interface port 3 data-out
Version AD input port 4
GPIO
Serial interface port 3 data-in
Version AD input port 5
GPIO
Serial interface port 3 clock pin
Version AD input port 6
GPIO.
Serial interface port 3 chip-select
Version AD input port 7
GPO
1.8V power pin for internal digital circuitry
Microcontroller address 2/IO
Microcontroller address 3/lO
Microcontroller address 4/10
Microcontroller address 5/IO
VO
©
{Microcontroller address 7/1O
CD focusing error negative input
CD focusing error positive input
3 beam satellite PD signal negative input
4
3 beam satellite PD signal positive input
Laser power monitor input
Laser power monitor input
Laser driver output
Laser driver output
lIOWR#
| 24 |svops__|_- |Analogpower3.av__—
7 AN
[25 |cso____|_-©_[
Central servoPostve main beam summing output] 68 |HIGHA7 |
| 26 |RFLVL | © _|RFRPlow pass or Negative main beam summing ouput | 69 [HIGHAG |
| 27 [scnD | ~ [Analog ground
70
| 28 |veREFO | — [Reference voltage2.8v
71
72_|HIGHAS
VREFO
VO_| Reference voltage 1.4V
FEO
Focus error monitor output
TEO
Tracking error monitor output
TEZISLV
TE Slicing Level
OP_OUT
Op amp output
62 |Dvss___
63 [APLLCAP |
64 |APLLVSS |
61
HIGHA1
1OA20
|IOCS#
Vl
58
||IOA7
Vi
59
|HIGHAO
I/
HIGHA5
|
Microcontroller address 13
HIGHA4
1/0
_|Microcontroller address 12
1/0
{Microcontroller address 11
©
|Microcontroller address 8
Flash address 18/lO
VO
|Flash address 19/10
|3.3V Ground pin for internal digital circuitry
fa | APLL External Capacitance connection
Ground pin for sudio clock circuitry
3.3V Power pin for audio clock circuity
/O_|Flash write enable, active low/lO
(e)
Flash adress 16
/O
Microcontroller address 15
Microcontroller address 14
| = | 3.3V power pin for internal digital circuitry
Microcontroller adress 10
Microcontroller adress 9
Flash adress 20/10
Flash chip select, active low/lO
IOA1
-lol3)olols
zg
15
>
La
io
wo
| 35 [OP_INN
|
Op amp negative input
36
|OP_INP
Op amp positive input
| 80 |
| 81 |
Disk motor control output. PWM outpu
Feed motor control. PWM output
AD1
AD2
Tray PWM output/Tray open output
| 84 [aos
t
DVDD3
ADO
1 General PWM output, or Version AD input?
Tracking servo output. PDM output of
tracking servo compensator.
Microcontroller adress 1/lO
Flash output enable, active low/lO
3.3V power pin for internal digital circuitry
Microcontroller address/data 0
Microcontroller address/data 1
|
Microcontroller address/data 2
} 1 | Microcontroller address/data 3
1.8V Ground pin for interna! digital circuitry
Focus servo output. PDM output of
Microcontroller address/data 4
focus servo compensator
66
Microcontroller address/data 5
Microcontroller address/data 6
Flash address 21/lIO
While External FLASH size <= 2MB:
Version AD input port 0, or
GPIO
Microcontroller address latch enable

Advertisement

Table of Contents
loading

Table of Contents