Table of Contents
Advertisement
EN 30
7.
LC9.3L LA
Sharp
5V
2 × CVI
AV IN Audio L/R
2010-Mar-26
Circuit Descriptions
2pcs 32 M × 32 (1Gbit)
1.8V
GDDR3
Serial TS
CVBS
CVI1/2+Audio L/R
DVI Audio
EDID
VGA
4:1 Mux
(ADV3002
)
EDID
5V
3V3
USB2.0
- JPEG
- MP3
- MPEG4
Figure 7-2 Architecture LC9.3L LA chassis - detailed
3.3V
1 Gbit NAND
audio
OFDM
demod
SPDIF out
Video/Audio
processor
5V
MT5392
3V3
1V05
1V8
Mux
1V2
ADC
8V
Pixel
processing
/Scaler
Quad LVDS
1920 × 1080p@ 100Hz
HDMI v1.3
Ambilight
I/O:PWM/Backlight
uP
Tcon/PSU/.. controls
Power
amplifier
SPDIF
DC-DC
12V
3V3
stby
18970_202_100325.eps
100325
Advertisement
Table of Contents
