Table of Contents
Advertisement
HighPoint Technologies,Inc
MISC.Control1 Register
Address: 50h
Attribute: R/W
BIT
Disable channel 1Block Read/Write Bit. 1=Disable Block Read/Write. 0=Enable Block
7
Read/Write. After Reset this bit is 0. Software can set this bit by writing a 1 to it. It is
cleared by writing a 0 to this bit. This bit is R/W.
Disable channel 0 Block Read/Write Bit. 1=Disable Block Read/Write. 0=Enable Block
6
Read/Write. After Reset this bit is 0. Software can set this bit by writing a 1 to it. It is
cleared by writing a 0 to this bit. This bit is R/W.
Secondary IDE channel enable Bit. 1=Enable,0=Disable. After reset this bit is set
5
to 1. Software can disable this bit by writing a 0 to it.
Primary IDE channel enable Bit.1=Enable,0=Disable. After reset this bit is set to
4
1.Software can disable this bit by writing a 0 to it.
Clear Buffer 1 Bit. 1=Clear Buffer. 0=Not Clear Buffer. Software clear buffer pointer and
3
counter to 0 by writing this bit to 1. Clear Buffer Signal is one PCI clock Pulse only.
Clear Buffer 0 Bit. 1=Clear Buffer. 0=Not Clear Buffer. Software clear buffer pointer and
2
counter to 0 by writing this bit to 1. Clear Buffer Signal is one PCI clock Pulse only.
Allocate Address 17x Enable Bit. 1=Enable,0=Disable. After Reset This bit is set
to 0. If Dis_alc pin=0,hardware set this bit to 1 automatically. Enanble means that
1
all Secondary IDE Device Registers are allocated to I/O. BA offset 0X18, 0X1C.
This Bit=0 (Disable) means all Secondary IDE Registers are at Default IDE Addre-
ss. This bit is Read Only. (Note:In two Functions, it not existing.)
Allocate Address 1Fx Enable Bit. 1=Enable,0=Disable. After Reset This bit is set to 0.
If Dis_alc Pin=0,then hardware set this bit to 1 automatically. Enable means that all
0
primary IDE Device Registers are allocated to I/O. BA OFFSET 0X10, 0X14. This Bit
=0 (Disable) means all Primary IDE Registers are at Default IDE Address. This bit is
Read Only. (Note: In Function second, it's adress is 170-177 and 376.)
Registers/PCI Configuration Registers
DESCRIPTION
3-13
HPT366 Data Manual
www.highpoint-tech.com
Advertisement
Table of Contents
