Download Print this page
Renesas ISL8103EVAL1 User Manual
Renesas ISL8103EVAL1 User Manual

Renesas ISL8103EVAL1 User Manual

Three phase buck converter with integrated high current 5-12v drivers

Advertisement

Quick Links

ISL8103EVAL1
Three Phase Buck Converter with Integrated High Current 5-12V Drivers
Introduction
The progress in many parts of modern power systems such
as DDR/Chipset core voltage regulators, high current low
voltage DC/DC converters, FPGA/ASIC DC/DC converters
and many other general purpose applications keeps
challenging the power management IC makers to come up
with innovative products and new solutions to meet the
increase in power, reduction in size and increase in the
DC/DC converter's efficiency targets. The interleaved
multiphase synchronous buck topology proves again to be
the topology of choice for such high current low voltage
applications.
The ISL8103 is a space-saving, cost-effective solution for
such applications. The ISL8103 is a three-phase PWM
control IC with integrated high current MOSFET drivers. The
integration of 5-12V high current MOSFET drivers into the
controller IC marks a departure from the separate PWM
controller and driver configuration of previous multi-phase
product families. By reducing the number of external parts,
this integration allows for a cost and space saving power
management solution.
Output voltage can be programmed using the on-chip DAC
or an external precision reference. A two bit code programs
the DAC reference to one of 4 possible values (0.6V,
0.9V,1.2V and 1.5V). A unity gain, differential amplifier is
provided for remote voltage sensing, compensating for any
potential difference between remote and local grounds. The
output voltage can also be offset through the use of single
external resistor. An optional droop function is also
implemented and can be disabled for applications having
less stringent output voltage variation requirements or
experiencing less severe step loads.
A unique feature of the ISL8103 is the combined use of both
DCR and r
current sensing. Load line voltage
DS(ON)
positioning and overcurrent protection are accomplished
through continuous inductor DCR current sensing, while
r
current sensing is used for accurate channel-current
DS(ON)
balance. Using both methods of current sampling utilizes the
best advantages of each technique.
Protection features of this controller IC include a set of
sophisticated overvoltage and overcurrent protection.
Overvoltage results in the converter turning the lower
MOSFETs ON to clamp the rising output voltage and protect
the load. An OVP output is also provided to drive an optional
crowbar device. The overcurrent protection level is set
through a single external resistor. Other protection features
include protection against an open circuit on the remote
sensing inputs. Combined, these features provide advanced
protection for the output load.
AN1211 Rev 0.00
Jan 3, 2006
USER'S MANUAL
The ISL8103EVAL1 evaluation board embodies a 85-90A
regulator solution targeted at supplying power to the
designated load. The physical board design is optimized for
3 phase operation and ships out configured to provide one of
the following four output voltages (0.6V, 0.9V, 1.2V and 1.5V)
depending on choice of the REF1, REF0 combination set by
DIP switch U2, but can be easily modified to provide any
output voltage values in the range of 0.6-2.3V by means of
resistor divider composed of R90 and R81.
For further details on the ISL8103, consult the data sheet [1].
The Intersil multi-phase family controller and driver portfolio
continues to expand with new selections to better fit our
customer needs. Refer to our web site for updated
information: www.intersil.com.
ISL8103EVAL Board Design
The evaluation kit consists of the ISL8103EVAL1 evaluation
board, the ISL8103 datasheet, and this application note. The
evaluation board is optimized for three phase operation
without droop, the nominal output voltage is 1.5V (with DIP
switch U2 set to 11 position) and the maximum output
current is 90A.
The evaluation board provides convenient test points, a DIP
switch for DAC (REF) voltage selection from four possible
values (0.6V, 0.9V, 1.2V and 1.5V), footprint for a resistor
divider for output voltage adjustment up to 2.3V, and an on-
board transient load generator to facilitate the evaluation
process. An on board LED is present to indicate the status of
the PGOOD signal. The board is configured for down
conversion from 5-12V to the REF setting.
The printed circuit board is implemented in 6-layer, 2-ounce
copper. Layout plots and part lists are provided at the end of
this application note for this design.
Quick Start Evaluation
The ISL8103EVAL1 is designed for quick evaluation after
following only a few simple steps. All that is required is two
bench power supplies, Oscilloscope and Load. To begin
evaluating the ISL8103EVAL1 follow the steps below.
1. Before doing anything to the evaluation board, make sure
that the "Enable" switch (S1) is in the Disable position and
the "Transient Load Generator" switch (S2) is in the Load
Off position.
2. Connect a 12V, 15A Lab power supply between J7 and
J8, this power supply provides VIN and PVCC (with
original board configuration).
3. Connect a 5V, 1A Lab power supply between J23 and
GND, this power supply provides VCC bias (and PVCC
bias if the board is configured for 5V PVCC).
AN1211
Rev 0.00
Jan 3, 2006
Page 1 of 21

Advertisement

loading
Need help?

Need help?

Do you have a question about the ISL8103EVAL1 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for Renesas ISL8103EVAL1

  • Page 1 IC with integrated high current MOSFET drivers. The ISL8103EVAL Board Design integration of 5-12V high current MOSFET drivers into the The evaluation kit consists of the ISL8103EVAL1 evaluation controller IC marks a departure from the separate PWM board, the ISL8103 datasheet, and this application note. The...
  • Page 2 IC ENLL pin to rise to begin regulation. internal drivers can be any voltage from +5V to +12V by After step 6, the ISL8103EVAL1 should be regulating the simply connecting the desired voltage to the PVCC pin of the output voltage, at the “VOUT+”...
  • Page 3 “DCR SENSE” points on the increase or decrease the dV/dt as required to match the ISL8103EVAL1 and then divide that number by the DCR of desired dI/dt profile. the inductor. This should give you an accurate reading of the current through each channel during static loads.
  • Page 4 All that is required is a single resistor between the OFS and VCC pins, or the OFS pin and GND. The ISL8103EVAL1 has both of these resistor options available on the board. To positively offset the output voltage populate resistor R5.
  • Page 5 GND> 1ms/DIV ENLL GND> VOUT FIGURE 6. ISL8103EVAL1 START-UP INTO A PARTIALLY CHARGED OUTPUT (V = 1.200V) ICORE, A second scenario can be encountered with a pre-charged output: output being pre-charged above the DAC-set point, as shown in Figure 7. In this situation, the ISL8103 behaves...
  • Page 6 Board Transient Load Generator. V(ILOAD) GND> The rising edge transient response of the ISL8103EVAL1, is 20µs/DIV shown in Figure 8. In order to obtain the load current waveform shown, the bench-top load is turned off, while the on-board transient generator is pulsing a 30A step for 550s.
  • Page 7 FIGURE 13. ISL8103EVAL1 PRE-POR OVERVOLTAGE PROTECTION VOUT Efficiency The efficiency of the ISL8103EVAL1 board, loaded from 0A to 90A, at both PVCC = 5V and 12V are plotted in Figure 14 LGATE2 GND> for VOUT = 1.5V. Measurements were performed at room temperature and taken at thermal equilibrium with an air flow of 200LFM.
  • Page 8 ISL8103EVAL1 The offset pin (OFS) allows for small-range (less than 100mV), positive or negative, offsetting of the output voltage. PVCC = 12V The board is shipped with R90 equal to 0and R82 is not populated to provide an output voltage equal to the internal PVCC = 5V DAC setting.
  • Page 9 ISL8103EVAL1 Summary Down-Converting From a Different Input Voltage The ISL8103EVAL1 is powered from bench supplies, the The ISL8103EVAL1 evaluation board showcases a highly input labelled ‘+12V’ can be adjusted down as desired. If integrated approach to providing control in a wide variety of experimenting with a lower voltage, be mindful of a few applications.
  • Page 10 ISL8103EVAL1 Schematic...
  • Page 11 ISL8103EVAL1 Schematic...
  • Page 12 ISL8103EVAL1 Schematic...
  • Page 13 ISL8103EVAL1 Schematic...
  • Page 14 ISL8103EVAL1 Bill of Materials for ISL8103EVAL1 REFERENCE CASE/ DESIGNATOR PART NUMBER DESCRIPTION FOOTPRINT MANUF. OR VENDOR C34, 37, 40, 41, 44, 4SEPC560M Capacitor, TH, 8x13mm, 560µF, 4V, 20%, 8x13 mm SANYO 47, 48 7m DNP (C29, 30, 33) 4SEPC560M Capacitor, TH, 8x13mm, 560µF, 4V, 20%,...
  • Page 15 ISL8103EVAL1 Bill of Materials for ISL8103EVAL1 (Continued) REFERENCE CASE/ DESIGNATOR PART NUMBER DESCRIPTION FOOTPRINT MANUF. OR VENDOR P6, P11-P13, P21, 1514-2 CONN-GEN, TERMINAL POST, TH, 0.09 KEYSTONE P23-P25, P27, P41 DNP (P40) 11514-2 CONN-GEN, TERMINAL POST, TH, 0.09 KEYSTONE 164-6218...
  • Page 16 ISL8103EVAL1 Bill of Materials for ISL8103EVAL1 (Continued) REFERENCE CASE/ DESIGNATOR PART NUMBER DESCRIPTION FOOTPRINT MANUF. OR VENDOR R27-R29, R49 10k Resistor, 10k, 1/16W, 1% 0603 R31, R50, R53 10.7k Resistor, 10.7k, 1/16W, 1% 0603 R11, R32 1.87k Resistor, 1.87k, 1/16W, 1%...
  • Page 17 ISL8103EVAL1 ISL8103EVAL1 Layout TOP SILK SCREEN TOP LAYER (1st) AN1211 Rev 0.00 Page 17 of 21 Jan 3, 2006...
  • Page 18 ISL8103EVAL1 ISL8103EVAL1 Layout (Continued) GROUND LAYER (2nd) GND/SIGNAL LAYER (3rd) AN1211 Rev 0.00 Page 18 of 21 Jan 3, 2006...
  • Page 19 ISL8103EVAL1 ISL8103EVAL1 Layout (Continued) POWER LAYER (4th) GND LAYER (5th) AN1211 Rev 0.00 Page 19 of 21 Jan 3, 2006...
  • Page 20 ISL8103EVAL1 ISL8103EVAL1 Layout (Continued) POWER/SIGNAL LAYER (6th) BOTTOM SILK SCREEN AN1211 Rev 0.00 Page 20 of 21 Jan 3, 2006...
  • Page 21 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.