Marantz SR8001 Service Manual page 127

Hide thumbs Also See for SR8001:
Table of Contents

Advertisement

IC61 : CS4392KZZ
1. PIN DESCRIPTION - PCM DATA MODE
RST
1
Reset (Input) - Powers down device and resets all internal registers to their default settings.
VL
2
Logic Power (Input) - Positive power for the digital input/output.
SDATA
3
Serial Audio Data (Input) - Input for two's complement serial audio data.
SCLK
4
Serial Clock (Input/Output) - Serial clock for the serial audio interface.
LRCK
5
Left Right Clock (Input/Output) - Determines which channel, Left or Right, is currently active on the
serial audio data line.
MCLK
6
Master Clock (Input) - Clock source for the delta-sigma modulator and digital filters.
FILT+
11
Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits.
CMOUT
12
Common Mode Voltage (Output) - Filter connection for internal quiescent voltage.
AMUTEC
20
Mute Control (Output) - The Mute Control pin goes high during power-up initialization, reset, muting,
BMUTEC
13
power-down or if the master clock to left/right clock frequency ratio is incorrect.
AOUTB-
14
Differential Analog Output (Outputs) - The full scale differential analog output level is specified in the
AOUTB+
15
Analog Characteristics specification table.
AOUTA+
18
AOUTA
19
AGND
16
Ground (Input)
17
Analog Power (Input) - Positive power for the analog section.
VA
Control Port Mode Definitions
7
Mode Selection (Input) - This pins should be tied to GND level during control port mode.
M3
SCL/CCLK
8
Serial Control Port Clock (Input) - Serial clock for the serial control port.
SDA/CDIN
9
Serial Control Data (Input/Output) - SDA is a data I/O line in I
the control port interface in SPI mode.
AD0/CS
10
Address Bit 0 (I
mode; CS is the chip select signal for SPI format.
Stand-Alone Mode Definitions
7
Mode Selection (Input) - Determines the operational mode of the device.
M3
8
M2
9
M1
10
M0
1
RST
2
VL
3
SDATA
4
SCLK
5
LRCK
6
MCLK
7
M3
8
(SCL/CCLK) M2
9
(SDA/CDIN) M1
10
(AD0/CS) M0
2
C) / Control Port Chip Select (SPI) (Input/Output) - AD0 is a chip address pin in I
20
AMUTEC
19
AOUTA-
18
AOUTA+
17
VA
16
AGND
15
AOUTB+
14
AOUTB-
13
BMUTEC
12
CMOUT
11
FILT+
2
C mode. CDIN is the input data line for
161
2
C

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sr8001 n1bSr8001 n1gSr8001 n1sSr8001 u1b

Table of Contents