Table 6-2: Control Register Bit Assignment - ICS Advent PCI-DIO48 Series Product Manual

Table of Contents

Advertisement

PCI-DIO48(S)(S) Manual
Each PPI contains a Control Register. This write-only, 8-bit register is used to set the mode and
direction of the groups. At Power-Up or Reset, all I/O lines are set as inputs. Each PPI should be
configured during initialization by writing to the Control Registers even if the groups are only
going to be used as inputs. Output buffers are automatically set by hardware according to the
Control Register states. Note that Control Registers are located at base address +3 and base
address +7. Bit assignments in each of these Control Registers are as follows:
Bit
D0
D1
D2
D3
D4
D5,D6
D7
Mode 1 cannot be used by these cards without modification. Thus, bits D2, D5, and D6 should
always be set to "0". If your card has been modified to operate in Mode 1, then there will be an
Addendum page in the front of this manual. These cards cannot be used in Mode 2 of the PPI.
In Mode 0, do not use the control register byte for the individual bit control feature. The hardware
uses the I/O bits to control buffer direction on this card. The control register should only be used
for setting up input and output of the ports and enabling the buffer.
These cards provide a means to enable/disable the tristate I/O buffers under program control. If
the TST/BEN jumper on the card is installed in the BEN position, the I/O buffers are permanently
enabled. However, if that jumper is in the TST position, enable/disable of the buffers is software
controlled via the control register as follows:
Page 6-2
Assignment
Port C Lo (C0-C3)
Port B
Mode Select
Port C Hi (C4-C7)
Port A
Mode Select
Mode Set Flag

Table 6-2: Control Register Bit Assignment

Note
Note
Code
1=Input, 0=Output
1=Input, 0=Output
1=Mode 1, 0=Mode 0
1=Input, 0=Output
1=Input, 0=Output
00=Mode 0, 01=Mode 1, 1x=Mode 2
1=Active
Manual 00650-529-1

Advertisement

Table of Contents
loading

This manual is also suitable for:

Pci-dio48s seriesPci-dio48ss series

Table of Contents