Quectel QuecOpen BG952A-GL Hardware Design page 41

Table of Contents

Advertisement

MAIN_RI*
39
Table 16: Pin Definition of CLI UART Interface
Pin Name
Pin No.
CLI_TXD2
95
CLI_RXD2
94
CLI_TXD1
27
CLI_RXD1
28
The module provides 1.8 V UART interfaces. A voltage-level translator should be used if your application
is equipped with a 3.3 V UART interface. It is recommended to use a level conversion chip without
internal pull-up. The voltage-level translator TXB0108PWR provided by Texas Instruments is
recommended. The following figure shows a reference design of the main UART interface:
Figure 17: Main UART Reference Design (Translator Chip)
Visit http://www.ti.com for more information on the translator chip.
Another example with transistor circuit is shown as below. For the design of circuits in dotted lines, refer to
that of circuits in solid lines, but pay attention to the direction of connection.
BG952A-GL_QuecOpen_Hardware_Design
DO
Main UART ring indication
I/O
Description
DO
CLI UART2 transmission
DI
CLI UART2 reception
DO
CLI UART1 transmission
DI
CLI UART1 reception
LPWA Module Series
Comment
1.8 V power domain.
If unused, keep them
open.
1.8 V power domain.
If unused, keep them
open.
40 / 72

Advertisement

Table of Contents
loading

Table of Contents