Sony SuperExwave IPELA SNC-CS50N Service Manual page 58

Hide thumbs Also See for SuperExwave IPELA SNC-CS50N:
Table of Contents

Advertisement

A
B
SY-337 (1/10)
SY-337 (1/10)
+3.3V-1
+3.3V-1
C2 C2
C3 C3
C4 C4
C5 C5
C7
C8 C8
C9 C9
C10
C10
C11
C11
C12
C12
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
+1.4V-1
+1.4V-1
0.1uF
0.1uF
DGND
DGND
1
VSS1[A1]
VSS1[A1]
2
DVDD1[B1]
DVDD1[B1]
R4
GP0_14
GP0_14
3
10k
10k
GP0_14/PCLK[C1]
GP0_14/PCLK[C1]
4
VSS2[D1]
VSS2[D1]
5
GP0_7/EXT_INT7[E1]
GP0_7/EXT_INT7[E1]
R7 R7 10k
10k
6
BUF_D
BUF_D
GP0_11/PREQ[F1]
GP0_11/PREQ[F1]
7
BUF_D31
BUF_D31
004,005,006,008,010
004,005,006,008,010
HD31/AD31/MRCLK[G1]
HD31/AD31/MRCLK[G1]
8
BUF_A
BUF_A
VSS3[H1]
VSS3[H1]
9
BUF_D25
BUF_D25
004,005,006,008,010
004,005,006,008,010
HD25/AD25/MRXD1[J1]
HD25/AD25/MRXD1[J1]
10 10
BUF_D23
BUF_D23
BUF_CTL
BUF_CTL
HD23/AD23[K1]
HD23/AD23[K1]
11 11
004,005,006,008,010
004,005,006,008,010
VSS4[L1]
VSS4[L1]
12 12
BUF_RW
BUF_RW
HR/W/PCBE2[M1]
HR/W/PCBE2[M1]
R15
R15 33 33
13 13
006
006
DSP_HRDY
DSP_HRDY
HRDY/PIRDY[N1]
HRDY/PIRDY[N1]
BUF_A3
BUF_A3
CL1
CL1
14 14
HCNTL1/PDEVSEL[P1]
HCNTL1/PDEVSEL[P1]
BUF_A2
BUF_A2
1.0
1.0
15 15
006
006
DSP_CS
DSP_CS
HCS/PPERR[R1]
HCS/PPERR[R1]
16 16
VSS5[T1]
VSS5[T1]
17 17
BUF_D14
BUF_D14
HD14/AD14[U1]
HD14/AD14[U1]
R1 R1
HPI32 SELECT
HPI32 SELECT
BUF_D10
BUF_D10
18 18
10k
10k
HD10/AD10[V1]
HD10/AD10[V1]
BUF_D5
BUF_D5
19 19
VSS6[W1]
VSS6[W1]
20 20
BUF_D5
BUF_D5
HD5/AD5[Y1]
HD5/AD5[Y1]
21 21
BUF_D1
BUF_D1
HD1/AD1[AA1]
HD1/AD1[AA1]
22 22
VSS7[AB1]
VSS7[AB1]
23 23
STCLK[AC1]
STCLK[AC1]
24 24
VDAC/GP0_8/PCI66[AD1]
VDAC/GP0_8/PCI66[AD1]
R2 R2
25 25
1k 1k
DVDD2[AE1]
DVDD2[AE1]
PCI DISABLE
PCI DISABLE
26 26
VSS8[AF1]
VSS8[AF1]
27 27
DVDD3[AF2]
DVDD3[AF2]
28 28
RSV04(NC)[AF3]
RSV04(NC)[AF3]
29 29
VP1CTL0[AF4]
VP1CTL0[AF4]
30 30
VP1D_0[AF5]
VP1D_0[AF5]
31 31
VP1D_1[AF6]
VP1D_1[AF6]
32 32
VSS9[AF7]
VSS9[AF7]
33 33
VP1CLK0[AF8]
VP1CLK0[AF8]
34 34
VSS10[AF9]
VSS10[AF9]
35 35
VP1CLK1[AF10]
VP1CLK1[AF10]
36 36
VSS11[AF11]
VSS11[AF11]
37 37
VP0CLK1[AF12]
VP0CLK1[AF12]
38 38
VSS12[AF13]
VSS12[AF13]
39 39
VP0CLK0[AF14]
VP0CLK0[AF14]
40 40
VSS13[AF15]
VSS13[AF15]
41 41
008
008
DSP_FSX0
DSP_FSX0
VP0D_3/FSX0[AF16]
VP0D_3/FSX0[AF16]
42 42
VP0D_2/CLKX0[AF17]
VP0D_2/CLKX0[AF17]
R16
R16
43 43
VP0D_0[AF18]
VP0D_0[AF18]
0
44 44
VSS14[AF19]
VSS14[AF19]
AED50
AED50
45 45
AED50[AF20]
AED50[AF20]
46 46
AED54
AED54
AED54[AF21]
AED54[AF21]
47 47
VSS15[AF22]
VSS15[AF22]
AED62
AED62
48 48
AED62[AF23]
AED62[AF23]
49 49
AED63
AED63
AED63[AF24]
AED63[AF24]
50 50
DVDD4[AF25]
DVDD4[AF25]
51 51
VSS16[AF26]
VSS16[AF26]
52 52
DVDD5[AE26]
DVDD5[AE26]
AED32
AED32
53 53
AED32[AD26]
AED32[AD26]
54 54
AED35
AED35
AED35[AC26]
AED35[AC26]
55 55
VSS17[AB26]
VSS17[AB26]
AED42
AED42
56 56
AED42[AA26]
AED42[AA26]
57 57
AED46
AED46
AED46[Y26]
AED46[Y26]
58 58
VSS18[W26]
VSS18[W26]
59 59
AEA19
AEA19
AEA19[V26]
AEA19[V26]
AEA15
AEA15
60 60
AEA15[U26]
AEA15[U26]
61 61
R8 R8
VSS19[T26]
VSS19[T26]
33 33
62 62
ABE4
ABE4
ABE4[R26]
ABE4[R26]
63 63
AEA8
AEA8
AEA8[P26]
AEA8[P26]
AEA5
AEA5
64 64
AEA5[N26]
AEA5[N26]
65 65
ABE2
ABE2
R9 R9
ABE2[M26]
ABE2[M26]
33 33
66 66
R10
R10
ACE3[L26]
ACE3[L26]
33 33
67 67
DSP_ASDWE
DSP_ASDWE
AAWE/ASDWE/ASWE[K26]
AAWE/ASDWE/ASWE[K26]
68 68
002
002
DSP_AECLKOUT1
DSP_AECLKOUT1
AECLKOUT1[J26]
AECLKOUT1[J26]
R11
R11
69 69
VSS20[H26]
VSS20[H26]
33 33
70 70
AED18
AED18
AED18[G26]
AED18[G26]
71 71
AED22
AED22
AED22[F26]
AED22[F26]
72 72
VSS21[E26]
VSS21[E26]
73 73
AED29
AED29
AED29[D26]
AED29[D26]
AED31
AED31
74 74
AED31[C26]
AED31[C26]
75 75
DVDD6[B26]
DVDD6[B26]
76 76
VSS22[A26]
VSS22[A26]
77 77
DVDD7[A25]
DVDD7[A25]
78 78
AED1
AED1
AED1[A24]
AED1[A24]
AED5
AED5
79 79
AED5[A23]
AED5[A23]
80 80
VSS23[A22]
VSS23[A22]
81 81
AED9
AED9
AED9[A21]
AED9[A21]
AED13
AED13
82 82
AED13[A20]
AED13[A20]
83 83
VSS24[A19]
VSS24[A19]
84 84
DSP_TDI
DSP_TDI
TDI[A18]
TDI[A18]
85 85
EMU7[A17]
EMU7[A17]
86 86
DSP_TCK
DSP_TCK
TCK[A16]
TCK[A16]
DSP_EMU0
DSP_EMU0
87 87
EMU0[A15]
EMU0[A15]
88 88
VSS25[A14]
VSS25[A14]
89 89
VP2CLK1[A13]
VP2CLK1[A13]
90 90
VSS26[A12]
VSS26[A12]
CL2
CL2
1.0
1.0
008
008
VDEC_YOUT
VDEC_YOUT
008
008
AUD_BCLK
AUD_BCLK
008
008
VDEC_PCLK
VDEC_PCLK
006
006
DSP_HDS1
DSP_HDS1
BUF_OE
BUF_OE
R25
R25
HPI SELECT
HPI SELECT
1k 1k
+3.3V-1
+3.3V-1
+3.3V-1
+3.3V-1
FB2
FB2
C6 C6
FB1
FB1
IC1
IC1
0.1uF
0.1uF
C1 C1
DGND
DGND
0.1uF
0.1uF
SN74LVC244APWR
SN74LVC244APWR
20
X1
4
R6 R6
R21
R21
VDD
VDD
33 33
2
VCC
VCC
18 18
33 33
1
3
1A1
1A1
1Y1
1Y1
COUT
COUT
OUT
OUT
4
16 16
GND
GND
1A2
1A2
1Y2
1Y2
6
14 14
R22
R22
2
50MHz
50MHz
1A3
1A3
1Y3
1Y3
33 33
8
12 12
R23
R23
1A4
1A4
1Y4
1Y4
0
11 11
9
DSP_TMS
DSP_TMS
2A1
2A1
2Y1
2Y1
DGND
DGND
13 13
7
DSP_TDI
DSP_TDI
2A2
2A2
2Y2
2Y2
0
R12
R12
15 15
5
0
DSP_TDO
DSP_TDO
2A3
2A3
2Y3
2Y3
R24
R24
0
R13
R13
DSP_TCK
DSP_TCK
17 17
3
2A4
2A4
2Y4
2Y4
1
DSP_EMU0
DSP_EMU0
+3.3V-1
+3.3V-1
1G
R3 R3 0
19 19
2G
GND
GND
DSP JTAG
DSP JTAG
R18
R18
1k 1k
10
CN1
CN1
R19
R19
1
TMS
TMS
0
DGND
DGND
DSP_TRST
DSP_TRST
2
TRST
TRST
3
TDI
TDI
4
GND
GND
5
TVD
TVD
6
TDO
TDO
7
GND
GND
8
TCK_RET
TCK_RET
9
GND
GND
10
TCK
TCK
11
GND
GND
12
EMU0
EMU0
R20
R20
0
DSP_EMU1
DSP_EMU1
13
DSP_EMU1
DSP_EMU1
15 15
14 14
DGND
DGND
7-4
C
D
E1 E1
C13
C13
C15
C15
C17
C17
C19
C19
C21
C21
C23
C23
C25
C25
C27
C27
C29
C29
C31
C31
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
C14
C14
C16
C16
C18
C18
C20
C20
C22
C22
C24
C24
C26
C26
C28
C28
C30
C30
C32
C32
C33
C33
C34
C34
C35
C35
C36
C36
C38
C38
C39
C39
C40
C40
C41
C41
C42
C42
C43
C43
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
R34
R34
0
R35
R35
33 33
+3.3V-1
+3.3V-1
+3.3V-1
+3.3V-1
DSP_DX0
DSP_DX0
008
008
R28
R28
R30
R30
1k 1k
1k 1k
NM NM
FB3
FB3
C37
C37
DSP PLL
DSP PLL
0.1uF
0.1uF
MULTIPLY FACTOR
MULTIPLY FACTOR
R31
R31
IC2
IC2
R29
R29
R73
R73
1k 1k
C44
C44
CLKMODE[1:0]=
CLKMODE[1:0]=
1k 1k
33 33
SN74LVC74APWR-12
SN74LVC74APWR-12
0.1uF
0.1uF
NM NM
DGND
DGND
[0:0]:BYPASS(*1)
[0:0]:BYPASS(*1)
[0:1]: *6
[0:1]: *6
14 14
[1:0]: *12
[1:0]: *12
[1:1]: RSV
[1:1]: RSV
VCC
VCC
4
1PRE
1PRE
R33
R33
DGND
DGND
DGND
DGND
2
5
33 33
1
1D 1D
1Q 1Q
X1/ICLK
X1/ICLK
3
1CLK
1CLK
1
6
8
1CLR
1CLR
1Q 1Q
X2 X2
10 10
R36
R36
R38
R38
R32
R32
2PRE
2PRE
0
0
33 33
12 12
9
4
2D 2D
2Q 2Q
LAN_CLK25M
LAN_CLK25M
005
005
S1 S1
NM NM
NM NM
11 11
6
2CLK
2CLK
S0 S0
13 13
8
2CLR
2CLR
2Q 2Q
R37
R37
R39
R39
GND
GND
0
0
7
NM NM
R74
R74
33 33
S1:0 S0:M 133.33MHz
S1:0 S0:M 133.33MHz
DGND
DGND
7-4
E
F
IC4
IC4
TMS320DM642ZDK600
TMS320DM642ZDK600
R40
R40
R41
R41
R44
R44
R50
R50
33 33
33 33
33 33
10k
10k
R49
R49
R42
R42
R45
R45
10k
10k
33 33
33 33
CL4
CL4
1.0
1.0
CL3
CL3
1.0
1.0
+3.3V-1
+3.3V-1
FB4
FB4
IC3
IC3
ICS511M-ER
ICS511M-ER
2
R43
R43
VDD
VDD
5
33
CLK
CLK
7
OE OE
+3.3V-1
+3.3V-1
+3.3V-1
+3.3V-1
GND
GND
3
R46
R46
R48
R48
1k 1k
2.2k
2.2k
008
008
VDEC_HSYNC
VDEC_HSYNC
DSP_SDA0
DSP_SDA0
R47
R47
1k 1k
DGND
DGND
DSP ENDIAN
DSP ENDIAN
NM NM
0:BIG ENDIAN
0:BIG ENDIAN
1:LITTLE ENDIAN
1:LITTLE ENDIAN
DGND
DGND
G
008
008
SNC-CS50N/CS50P
H

Advertisement

Table of Contents
loading

This manual is also suitable for:

Superexwave ipela snc-cs50p

Table of Contents