Infineon Cypress CY8CKIT-064S0S2-4343W Kit Manual

Infineon Cypress CY8CKIT-064S0S2-4343W Kit Manual

Psoc 64 standard secure – aws wi-fi bt

Advertisement

Quick Links

Please note that Cypress is an Infineon Technologies Company.
The document following this cover page is marked as "Cypress" document as this is the
company that originally developed the product. Please note that Infineon will continue
to offer the product to new and existing customers as part of the Infineon product
portfolio.
Continuity of document content
The fact that Infineon offers the following product as part of the Infineon product
portfolio does not lead to any changes to this document. Future revisions will occur
when appropriate, and any changes will be set out on the document history page.
Continuity of ordering part numbers
Infineon continues to support existing part numbers. Please continue to use the
ordering part numbers listed in the datasheet for ordering.
www.infineon.com

Advertisement

Table of Contents
loading

Summary of Contents for Infineon Cypress CY8CKIT-064S0S2-4343W

  • Page 1 The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.
  • Page 2 CY8CKIT-064S0S2-4343W PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Kit Guide Doc. # 002-30680 Rev. *B Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 www.cypress.com...
  • Page 3 Copyrights Copyrights © Cypress Semiconductor Corporation, 2020–2021. This document is the property of Cypress Semiconductor Corporation and its subsidiaries (“Cypress”). This document, including any software or firmware included or referenced in this document (“Software”), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide.
  • Page 4: Table Of Contents

    Contents Safety and Regulatory Compliance Information 1. Introduction Kit Contents .........................8 Getting Started......................9 Code Examples ......................9 Board Details .......................9 Additional Learning Resources..................15 Technical Support......................15 Documentation Conventions..................15 Acronyms........................16 2. Kit Operation Theory of Operation....................18 KitProg3: On-Board Programmer/Debugger..............24 2.2.1 Programming and Debugging using ModusToolbox ........24 2.2.2 USB-UART Bridge..................25 2.2.3 USB-I2C Bridge....................26 3.
  • Page 5 Contents 4.3.3 microSD Card Detect Multiplexing ..............46 4.3.4 microSD Card SPI Multiplexing..............47 4.3.5 U.FL (UMCC) Connector for External Antenna ..........47 4.3.6 U.FL (UMCC) Connector for Antenna Diversity..........47 Bill of Materials ......................48 Frequently Asked Questions..................48 Revision History CY8CKIT-064S0S2-4343W PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Kit Guide, Doc. # 002-30680 Rev. *B...
  • Page 6: Safety And Regulatory Compliance Information

    Safety and Regulatory Compliance Information Regulatory Compliance Information Contains Transmitter Module FCC ID: VPYLB1DX and IC: 772C-LB1DX This kit is intended to use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY and is not considered by Cypress Semiconductor to be a finished end product fit for general consumer use.
  • Page 7 Safety and Regulatory Compliance Information General Safety Instructions ESD Protection ESD can damage boards and associated components. Cypress recommends that you perform procedures only at an ESD workstation. If an ESD workstation is unavailable, use appropriate ESD protection by wearing an anti-static wrist strap attached to a grounded metal object. Handling Boards CY8CKIT-064S0S2-4343W PSoC 64 Standard Secure –...
  • Page 8: Introduction

    Introduction Thank you for your interest in the CY8CKIT-064S0S2-4343W PSoC 64 Standard Secure – AWS  Wi-Fi BT Pioneer Kit. The PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Kit enables you to evaluate and develop your applications using the PSoC 64 Standard Secure - AWS MCU (hereafter called “PSoC 64 MCU”) and CYW4343W WICED Wi-Fi/BT combo device.
  • Page 9: Kit Contents

    Introduction Kit Contents The CY8CKIT-064S0S2-4343W PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Kit has the following contents, as shown in Figure 1-1. PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Board ■ USB Type-A to Micro-B cable ■...
  • Page 10: Getting Started

    FreeRTOS architecture, console and ■ development workflow. Getting started with the Cypress CY8CKIT-064S0S2-4343W Kit provides a step-by-step guide to ■ start working with the PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Kit and run a MQTT demo.
  • Page 11 Introduction Figure 1-2 shows the pinout of the PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Board. Figure 1-2. PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Board Pinout P6_0/SCL P6_1/SDA VREF/AREF GND/GND P12_2/D13 P12_1/D12 P12_0/D11 P12_3/D10 P7_6/D9 P7_5/D8 P1_4 P0_4...
  • Page 12 Introduction Table 1-1. PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Board Pinout (continued) Primary On-board Secondary On-board Connection details Function Function P1[0] CapSense RX for GPIO on non-Arduino Remove R33 to disconnect from CapSense. buttons and header IO7 (J22.8) Populate R145 to connect to GPIO on non- CapSense TX for Arduino header.
  • Page 13 Introduction Table 1-1. PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Board Pinout (continued) Primary On-board Secondary On-board Connection details Function Function P7[3] RGB blue LED GPIO on non-Arduino – (LED5) header (J24.5) P7[4] GPIO on non-Arduino CapSense Shield Remove R155 to disconnect from IO15 header IO15 (J21.8) (J21.8).
  • Page 14 Introduction Table 1-1. PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Board Pinout (continued) Primary On-board Secondary On-board Connection details Function Function P9[3] Extended Arduino ETM TRACEDATA[0] Remove R117 to disconnect from J2 header. A11 (J2.8) Populate R129 to connect to ETM Trace header.
  • Page 15 Introduction Table 1-1. PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Board Pinout (continued) Primary On-board Secondary On-board Connection details Function Function P13[0] microSD card DAT0 microSD card MOSI Remove R164 to disconnect microSD port (J20.7) from SDIO. Populate R169 to connect microSD (J20.3) to SPI.
  • Page 16: Additional Learning Resources

    Introduction Table 1-1. PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Board Pinout (continued) Primary On-board Secondary On-board Connection details Function Function BT_IO_3 Bluetooth general- – – purpose I/O BT_IO_4 Bluetooth general- – – purpose I/O BT_IO_5 Bluetooth general- –...
  • Page 17: Acronyms

    Introduction Acronyms Table 1-3. Acronyms Used in this Document Acronym Definition Analog-to-Digital Converter Bluetooth Low Energy Bill of Materials Bluetooth CINT Integration Capacitor CMOD Modulator Capacitor Central Processing Unit CapSense Sigma Delta CapSense Crosspoint Direct Current Del-Sig Delta-Sigma Direct Memory Access External Crystal Oscillator Electrostatic Discharge Embedded Trace Macrocell...
  • Page 18 Introduction Table 1-3. Acronyms Used in this Document (continued) Acronym Definition Serial Wire Debug UART Universal Asynchronous Receiver Transmitter Universal Serial Bus Watch Crystal Oscillator CY8CKIT-064S0S2-4343W PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Kit Guide, Doc. # 002-30680 Rev. *B...
  • Page 19: Kit Operation

    Kit Operation This chapter introduces you to various features of the PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Board, including the theory of operation and the onboard KitProg3 programming and debugging functionality, USB-UART and USB-I2C bridges. Theory of Operation The PSoC 64 Standard Secure –...
  • Page 20 Kit Operation Figure 2-2 shows the block diagram of the CY8CMOD-064S0S2-4343W Carrier Module. Figure 2-3 shows the block diagram of the CYW9-BASE-01 Pioneer Board. Figure 2-2. Block Diagram of CY8CMOD-064S0S2-4343W (Carrier Module) Crystals SDIO (6 I/Os) 32.768kHz &  UMC  UART (4 I/Os) 17.2032MHz  Connector Control (5 I/Os) RF Switch Oscillator CINTA, CINTB...
  • Page 21 Kit Operation The CY8CKIT-064S0S2-4343W PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Kit comes with the PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Board. Figure 2-4 Figure 2-5 show the markup of the Pioneer Board. Figure 2-4. PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Board - Top View 34 17 CY8CKIT-064S0S2-4343W PSoC 64 Standard Secure –...
  • Page 22 Kit Operation Figure 2-5. PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Board - Bottom View The PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Board has the following peripherals: 1. Power LED (LED1): This Yellow LED indicates the status of power supplied to board. 2.
  • Page 23 Kit Operation 9. External power supply VIN connector (J5): This connector connects an external DC power supply input to the onboard regulators. 10. PSoC 64 MCU user buttons (SW2 and SW4): These buttons can be used to provide an input to PSoC 64 MCU.
  • Page 24 Kit Operation 26. Cypress serial Ferroelectric RAM (CY15B104QSN, U4): The CY15B104QSN is a 4-Mbit non- volatile memory employing an advanced ferroelectric process. F-RAM is nonvolatile and per- forms reads and writes similar to a RAM. It provides reliable data retention for 151 years and is connected to the Quad SPI interface of the PSoC 64 MCU.
  • Page 25: Kitprog3: On-Board Programmer/Debugger

    Kit Operation KitProg3: On-Board Programmer/Debugger The PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Board can be programmed and debugged using the onboard KitProg3. KitProg3 is a programmer/debugger with USB-UART and USB-I2C functionality. A Cypress PSoC 5LP device is used to implement KitProg3 functionality. For more details on the KitProg3 functionality, see the KitProg3 User Guide.
  • Page 26: Usb-Uart Bridge

    Kit Operation 2.2.2 USB-UART Bridge The KitProg3 on the PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Board can act as a USB- UART bridge. The primary UART and flow-control lines between the PSoC 64 MCU and the KitProg3 are hard- wired on the board, as Figure 2-7 shows.
  • Page 27: Usb-I2C Bridge

    Kit Operation 2.2.3 USB-I2C Bridge The KitProg3 can function as a USB-I2C bridge and can communicate with the Bridge Control Panel (BCP) software which acts as an I2C master. The I2C lines on the PSoC 64 MCU are hard-wired on the board to the I2C lines of the KitProg3, with onboard pull-up resistors as Figure 2-9 shows.
  • Page 28: Provisioning Overview For Psoc 64 Standard Secure - Aws Mcu's

    Provisioning Overview for PSoC 64 Standard  Secure - AWS MCU’s Provisioning Overview Provisioning is a process by which secure assets like keys and security policies are injected into the device. This step typically occurs in a secure manufacturing environment that has a Hardware Security Module (HSM).
  • Page 29 Provisioning Overview for PSoC 64 Standard Secure - AWS MCU’s For evaluation purposes, the Secure Boot SDK provides the following assets to easily provision your device: 1. A development cy_auth JWT token; this authorizes a development HSM keypair which is used by your PC to provision the chip.
  • Page 30: Hardware

    Hardware Schematics Refer to the schematic files available on the webpage. Hardware Functional Description This section explains in detail the individual hardware blocks. 4.2.1 CY8CMOD-064S0S2-4343W (MOD1) CY8CMOD-064S0S2-4343W is a castellated PCB module which consists mainly of PSoC 64 MCU and CYW4343W devices. The module also houses a 2.45 GHz/5.5 GHz dual-band chip antenna, RF switch for antenna diversity, Low Power Oscillator (LPO) for CYW4343W, crystal oscillators for PSoC 64 MCU, modulation and integration capacitors to support CapSense and other passive components required for the proper working of PSoC 64 MCU and CYW4343W.
  • Page 31 Hardware PSoC 64 MCU Signals P0_0 XRES_L P0.0 XRES P0_1 P0.1 P8_0 P0_2 P0.2 P8.0 VDDIO_WL P8_1 P0_3 P0.3 P8.1 P0_4 P8_2 P0.4 P8.2 P8_3 P0_5 P0.5 P8.3 P8_4 P8.4 P8_5 P1_0 P1.0 P8.5 P8_6 P1_1 P1.1 P8.6 P8_7 P1_2 P1.2 P8.7 P1_3...
  • Page 32 Hardware Reset VDDD 22pF P0_1 32.768KHz 4.7K 22pF P0_0 XRES_L 0.1uF CINT, CMOD & CSH P7_1 0.47nF P12_6 CINTA P7_2 0.47nF 17.2032MHz 10pF CINTB Optional CSH P7_7 2.2nF CMOD 10pF P12_7 Supply for Type 1DX Module VBAT VBAT GND1 GND2 VDDIO_WL GND3 GND4...
  • Page 33 Hardware Decoupling Capacitors VDDIO_WL VBAT 4.7uF 2.2uF Type 1DX Module Signals RF_OUT RF_SW_IN 8.2pF WL_REG_ON WL_REG_ON BT_REG_ON WL_HOST_WAKE BT_REG_ON WL_HOST_WAKE BT_HOST_WAKE BT_HOST_WAKE SDIO_CLK BT_DEV_WAKE SDIO_CLK BT_DEV_WAKE SDIO_CMD SDIO_CMD SDIO_DATA0 BT_UART_RXD SDIO_DATA_0 BT_UART_RXD SDIO_DATA1 BT_UART_TXD SDIO_DATA_1 BT_UART_TXD SDIO_DATA2 BT_UART_CTS SDIO_DATA_2 BT_UART_CTS_N SDIO_DATA3 BT_UART_RTS SDIO_DATA_3...
  • Page 34 Hardware Antenna ANT1_ANT2 ANT1 8.2pF 1.8nH FEED 2450AD14A5500T 8.2pF 0.2pF 1.5nH 1.8nH 200V ANT2 A-1JB Carrier Module Footprint MOD1B P6_0 I2C_SCL CSX_TX P1_0 VREF P6_1 I2C_SDA VDDA MOD1A VBAT P8_1 CSB_0 P8_2 ARD_AREF CSB_1 VDDA_MCU VBAT_WL P10_0 P8_3 VBAT_WL ARD_A0 CSS_0 VDDD P10_1...
  • Page 35: Psoc 5Lp-Based Kitprog3 (U2)

    Hardware 4.2.2 PSoC 5LP-based KitProg3 (U2) An onboard PSoC 5LP (CY8C5868LTI-LP039) device is used as KitProg3 to program and debug the PSoC 64 MCU. The PSoC 5LP device connects to the USB port of a PC through a USB connector and to the SWD and other communication interfaces of the PSoC 64 MCU.
  • Page 36: Serial Interconnection Between Psoc 5Lp And Psoc 64 Mcu

    Hardware 4.2.3 Serial Interconnection between PSoC 5LP and PSoC 64 MCU In addition to the use as an onboard programmer, the PSoC 5LP device functions as an interface for the USB-UART and USB-I2C bridges, as shown in Figure 4-3. The USB-Serial pins of the PSoC 5LP device are hard-wired to the I2C/UART pins of the PSoC 64 MCU.
  • Page 37: Serial Interconnection Between Psoc 5Lp And Cyw4343W

    Hardware 4.2.4 Serial Interconnection between PSoC 5LP and CYW4343W The PSoC 5LP device also has a secondary UART that is connected to the BT_UART of CYW4343W (Murata Type 1DX). Note: BT_UART is also connected to PSoC 64 MCU on the carrier module and this is the communication interface between the PSoC 64 MCU and the Bluetooth section of the CYW4343W.
  • Page 38 Hardware 4.2.5.1 Voltage regulators The power supply system is designed for the voltage configurations listed in Table 4-1. Some configurations achievable on this kit are outside the operating range for the device. However, it is not possible to achieve all applicable configurations by changing jumper positions but rather requires re- work of respective 0-ohm resistors.
  • Page 39 Hardware 4.2.5.2 Voltage Selection VCC_VBAT has a dedicated regulator that changes voltage by varying the feedback voltage through the resistor network at J9. VTARG and VCC_VDDIO2_IN have dedicated 3-pin voltage selection headers J14 and J16 respectively that select between VCC_3V3 and VCC_1V8 voltages. Figure 4-7 shows the schematics of the power selection circuits.
  • Page 40 Hardware 4.2.5.3 Current Measurement Headers The current of the following domains have dedicated 2-pin headers to facilitate easy current mea- surement using an ammeter across the pins. Note: If a header is not loaded by default, it is bypassed using a 0-ohm resistor parallel to it. Please make sure to remove the corresponding 0-ohm resistor (as per Figure 4-9) before measuring current...
  • Page 41: I/O Headers

    Hardware 4.2.6 I/O Headers 4.2.6.1 Arduino-compatible Headers (J1, J2, J3, J4) The board has four Arduino-compatible headers: J1, J2, J3, and J4. You can connect 3.3 V Arduino- compatible shields to develop applications based on the shield’s hardware. Note: 5-V shields are not supported and connecting a 5-V shield may permanently damage the board.
  • Page 42: Capsense Circuit

    Hardware 4.2.7 CapSense Circuit A CapSense slider and two buttons, all supporting both self-capacitance (CSD) and mutual- capacitance (CSX) sensing are connected to the PSoC 64 MCU as Figure 4-11 shows. Three external capacitors - CMOD for CSD, CINTA and CINTB for CSX - are present on the  CY8CMOD-064S0S2-4343W.
  • Page 43: Leds

    Hardware 4.2.8 LEDs LED2 (Yellow) indicates the status of KitProg3 (See the KitProg3 User Guide for details). LED1 (Yellow) indicates the status of the power supplied to the board. The board also has two user-controllable LEDs (LED8 and LED9) and an RGB LED (LED5) connected to PSoC 64 MCU pins for user applications.
  • Page 44: Push Buttons

    Hardware 4.2.9 Push Buttons The board has a reset button, two user-controllable buttons and a KitProg3 Mode selection button. The reset button (SW1) is connected to the XRES pin of the PSoC 64 MCU and is used to reset the device.
  • Page 45: Cypress Quad Spi F-Ram

    Hardware 4.2.11 Cypress Quad SPI F-RAM The PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Board contains a CY15B104QSN Excelon™ F-RAM device, which can be accessed through Quad SPI interface. The F-RAM is 4-Mbit (512K × 8) and is capable of Quad SPI speed up to 108 MHz but the PSoC 64 MCU is limited to 80 MHz.
  • Page 46: Psoc 64 Mcu Usb Section

    Hardware 4.2.13 PSoC 64 MCU USB Section The board contains a micro-B USB connector for the PSoC 64 MCU. It is capable of both device and host functionality. Although the PSoC 64 MCU does not support USB-OTG, the hardware is compli- ant with it.
  • Page 47: Psoc 64 Standard Secure - Aws Wi-Fi Bt Pioneer Kit Rework

    Hardware PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Kit Rework 4.3.1 CapSense Shield The hatched pattern around the CapSense buttons and slider are connected to ground. In case liquid tolerance is required, this pattern needs to be connected to a shield pin. This pattern can be connected to P7[4] by populating R38 and removing R56.
  • Page 48: Microsd Card Spi Multiplexing

    Hardware 4.3.4 microSD Card SPI Multiplexing The microSD card is connected by a 6-pin SDHC interface by default i.e., CLK, CMD and DAT[0:3]. There is an optional provision to connect it over a 4-pin SPI interface i.e., CLK, MOSI, MISO and SSEL .
  • Page 49: Bill Of Materials

    Hardware Bill of Materials Refer to the BOM files in the webpage. Frequently Asked Questions 1. How does CY8CKIT-064S0S2-4343W handle a voltage connection when multiple power sources are plugged in? There are three different options to power the baseboard; KitProg3 Micro-B USB connector (J6), PSoC 64 MCU Micro-B USB connector (J7), and External DC supply via VIN connector (J5).
  • Page 50 Hardware 6. Can I power the kit using external program/debug headers J11 and J12? No, this is not possible by default in this board. The target MCU is powered by on-board regulators only and hence one of the 3 main sources (J5, J6 and J7) must be present. There is a protection circuit that prevents reverse voltage from VTARG_REF to VTARG.
  • Page 51: Revision History

    Revision History Document Revision History Document Title: CY8CKIT-064S0S2-4343W PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Kit Guide Document Number: 002-30680 Revision Issue Date Description of Change Number 6946816 08/10/2020 New kit guide. 6984487 02/03/2021 Updated Safety and Regulatory Compliance Information chapter on page Removed description.
  • Page 52 Revision History Document Revision History (continued) Document Title: CY8CKIT-064S0S2-4343W PSoC 64 Standard Secure – AWS Wi-Fi BT Pioneer Kit Guide Document Number: 002-30680 Revision Issue Date Description of Change Number 6984487 02/03/2021 Updated Hardware chapter on page Updated “Schematics” on page Updated hyperlinks.

Table of Contents