Mad2Pr1 Pinout - Nokia NSB-5 Series Technical Documentation Manual

System module
Hide thumbs Also See for NSB-5 Series:
Table of Contents

Advertisement

PAMS Technical Documentation
DSP code download, MCU interrupt handling vectors (in DSP RAM)
and DSP booting
– Serial port (connection to PCM)
– Timer
– DSP memory
• BUSC (BusController for controlling accesses from ARM to API,
System Logic, and MCU external memories, both 8– and 16–bit
memories)
• System Logic
– CTSI (Clock, Timing, Sleep and Interrupt control)
– MCUIF (Interface to ARM via
– DSPIF (Interface to DSP)
– MFI (Interface to COBBA_GJP AD/DA Converters)
– CODER (Block encoding/decoding and A51&A52 ciphering)
– AccIF (Accessory Interface)
– SCU (Synthesizer Control Unit for controlling 2 separate synthe-
sizer)
– UIF (Keyboard interface, serial control interface for COBBA_
GJP PCM Codec, LCD Driver, and CCONT)
– UIF+ (roller/ slide handling)
– SIMI (SimCard interface with enhanched features)
– PUP (Parallel IO, USART and PWM control unit for vibra and
buzzer)
– FLEXPOOL (DAS00308 FlexPool Specification)
– SERRFI (DAS00348 COBBA_GJP Specifications)
The MAD2WD1 operates from a 13 MHz system clock, which is generated from the
13Mhz VCXO frequency. The MAD2WD1 supplies a 6.5MHz or a 13MHz internal clock for
the MCU and system logic blocks and a 13MHz clock for the DSP, where it is multiplied
to 78 MHz DSP clock. The system clock can be stopped for a system sleep mode by dis-
abling the VCXO supply power from the CCONT regulator output. The CCONT provides a
32kHz sleep clock for internal use and to the MAD2WD1, which is used for the sleep
mode timing. The sleep clock is active when there is a battery voltage available; i.e.,
always when the battery is connected.
MAD2WD1 pinout
MAD2WD1 pins and their usage are described in the following table.
Ball
Pin Name
No.
A1
MCUGenIO0
B1
SynthClk
Issue 1 03/01
BU
Table 10: MAD2WD1 pin list
Drive /
Pin Type
Description
pull
I/O
2
MCU general purpose I/O
O
2
Nokia Mobile Phones Ltd.
System Module
SC). Contains MCU BootROM
HD955 Function
DLR-3 (data cable)
power control bit
Synth clk control bit to
SUMMA
NSB-5
Page 35

Advertisement

Table of Contents
loading

Table of Contents