Figure 3. Backplane Pin Assignments; Figure 4. Sw1 And Sw2 Labeling - ADTRAN SLC-5 U-BR1TE III Installation And Maintenance Manual

W/pwr and dds loopbacks isdn 2b1q interface
Hide thumbs Also See for SLC-5 U-BR1TE III:
Table of Contents

Advertisement

Physical Requirements
+5 S
25
24
+5R
23
+5R
22
GND
21
GND
20
GND
19
DCU
18
GND
17
NSR
16
DCU
15
8 KHz
14
GND
13
12
11
CHTR
10
CHTT
9
LPTR
8
LPTT
7
6
5
4
3
RG
2
FRGRD
1
*2B1Q Signal Terminal

Figure 3. Backplane Pin Assignments

4
NOTE
Figure 3
50
+5 S
49
-5 V
NSYNC
48
CTPCM
47
46
CRPCM
45
NPE
44
4 MHz
43
NQ
42
NP0
41
MSG
40
NMP
39
NMQ
64 KHz
38
37
36
35
34
33
32
RING *
31
TIP *
30
29
28
27
-48 V
26
Section 61102040L4-5, Issue 2
Interface Requirements
Switch Option Settings
Figure 4
Table 2
LULT
(RT)
ADJ
1
2
O
N
SW2
LUNT
TANDEM
(COT)
LULT
(RT)
ADJ
1
2
O
N
LUNT
TANDEM
(COT)
SW1

Figure 4. SW1 and SW2 Labeling

1 2 3 4
5
O
N
1 2 3 4
5
O
N
61102040L4-5B

Advertisement

Table of Contents
loading

Table of Contents

Save PDF