Intel 1000BASE-T Manual
Intel 1000BASE-T Manual

Intel 1000BASE-T Manual

Physical layer compliance tests for gigabit ethernet products
Table of Contents

Advertisement

Quick Links

1000BASE-T/100BASE-TX/
10BASE-T Physical Layer
Compliance Tests Manual for
Gigabit Ethernet Products
Networking Silicon
Intel Confidential
Revision 3.8
November 2003

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the 1000BASE-T and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for Intel 1000BASE-T

  • Page 1 1000BASE-T/100BASE-TX/ 10BASE-T Physical Layer Compliance Tests Manual for Gigabit Ethernet Products Networking Silicon Intel Confidential Revision 3.8 November 2003...
  • Page 2 Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800- 548-4725 or by visiting Intel's website at http://www.intel.com.
  • Page 3 Included diagrams for test fixtures in Appendix A. • Changed Appendix C from “Calculations for Worst-Case Gigabit Cable” to “Worst-Case Cable for Gigabit Jitter.” Aug. 2001 Changed GT.exe software name to gigconf.exe. June 2001 First release. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 4 Note: This page is intentionally left blank. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 5: Table Of Contents

    Test Purpose ....................... 15 Specification ......................15 Test Equipment ....................16 Test Fixtures......................16 Test Procedure....................16 1000BASE-T Receiver Differential Input Signals (Bit Error Rate) ........19 Test Purpose ....................... 19 Specification ......................19 Test Equipment ....................19 Test Fixtures......................19 Test Procedure....................
  • Page 6 Test Procedure....................23 1000BASE-T MDI Common-Mode Output ............... 27 Test Purpose ....................... 27 Specification ......................27 Test Equipment ....................27 Test Fixtures ....................... 27 Test Procedure....................27 100BASE-TX Differential Output Voltage (UTP) .............. 31 Test Purpose ....................... 31 Specification ......................31 Test Equipment ....................
  • Page 7 Specification ......................77 20.3 Test Equipment ....................77 20.4 Test Fixtures......................77 20.5 Test Procedure....................77 10Base-T Transmitter Output Timing Jitter with Cable Model.......... 81 21.1 Test Purpose ....................... 81 21.2 Specification ......................81 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 8 Test Equipment ....................93 24.4 Test Fixtures ....................... 93 24.5 Test Procedure....................93 1000Base-T Test Fixtures and Calibration Load Fixtures..........97 Fixture 40-25 ....................... 97 Fixture 40.6.1.1.1.A - Differential Breakout Cable..........98 Fixture 40.6.1.1.1 - Test Cable................98 Fixture 40.8.3.1.A....................100 Fixture 40.8.3.1.B....................
  • Page 9 Test Procedure..................141 I.4.6 Notes for Using Pulse-Width Triggering ..........141 I.4.7 10% and 90% of Positive Peak Voltage Calculations ......146 I.4.8 9.1.6 Rise and Fall Times..............147 Specification 9.1.8 - Duty Cycle Distortion (DCD) ..........148 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 10 Test Purpose ..................148 I.5.3 Specification ..................148 I.5.4 Test Equipment ..................148 I.5.5 Test Fixtures ..................148 I.5.6 Test Procedure..................149 I.5.7 Generic Oscilloscope Settings ............. 149 I.5.8 Duty Cycle Distortion Data ..............151 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 11: Introduction

    Advice for success in obtaining accurate measurements are included throughout the document in shaded boxes. The test methods described in this document have been customized to test Intel networking silicon only. Results may vary if these procedures are used on other manufacturers’ networking devices.
  • Page 12: Triggering

    For the best resolution, zoom in as much as possible on the waveform as observed in the following three screen shots. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 13 Introduction Figure 1-2. Poor Resolution (Wide View) Figure 1-3. Good Resolution with Room for Improvement 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 14: Required Test Equipment

    Two high bandwidth differential probes (for example, Tektronix P6247) with capacitance less than or equal to 1 pF and a bandwidth greater than or equal to 1 GHz. Using lower bandwidth/ higher capacitance probes may cause false failures of conformance tests. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 15: Required Test Fixtures

    Required Software and Data Patterns Many of the tests in this procedure require the UUT to behave in a specified way. Intel’s proprietary test utility, gigconf.exe, allows the UUT to be configured into the desired state and to transmit and receive specific test patterns.
  • Page 16: Phy Conformance Tests

    • 100Base-TX Differential Input Signals (BER) • 100Base-TX Signal Amplitude Symmetry • 100Base-TX Rise and Fall Times • 100Base-TX Duty Cycle Distortion (DCD) • 100Base-TX Receiver Return Loss • 100Base-TX Transmitter Return Loss 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 17 • 10Base-T Transmitter Output Timing Jitter with Cable Model • 10Base-T RD Receiver Circuit Signal Acceptance Test (BER) • 10Base-T RD Circuit Differential Input Impedance (Receiver Return Loss) • 10Base-T Harmonic Content Recommended 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 18 Introduction Note: This page is intentionally left blank. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 19: 1000Base-T Peak Differential Output Voltage And Level Accuracy

    1000BASE-T Peak Differential Output Voltage and Level Accuracy 2 1000BASE-T Peak Differential Output Voltage and Level Accuracy IEEE Standard 40.6.1.2.1 Test Purpose To measure the peak differential output voltage on all four channels and examine the linearity of each channel. This test uses "Test Mode 1" as defined by the IEEE 802.3 Specification, section 40.6.1.1.2.
  • Page 20: Test Equipment

    100 Ohm Resistive Load 2. Set the probe to divide by 10 and to full bandwidth. 3. Select the Amplitude and Level Accuracy: 40.6.1.2.1 Test from the 1000BASE-T PHY Configuration Tests menu in gigconf.exe. 4. Measure the output voltage with a differential probe connected across the 100-ohm test load for each channel.
  • Page 21 1000BASE-T Peak Differential Output Voltage and Level Accuracy Figure 2-2. Example Point A Measurement 6. Repeat Step for Point B: Table 2-2. Point B Peak Voltage Trigger Settings Trigger Type Polarity Limits Level Pulse width Negative 5.6 ns to 8.6 ns...
  • Page 22 1000BASE-T Peak Differential Output Voltage and Level Accuracy Table 2-3. Point C Peak Voltage Trigger Settings Trigger Type Polarity Limits Level Pulse width Positive 7 ns to 9 ns 251 mV Scaling Vertical Scale Vertical Position Horizontal Scale 75 mV / division -3.0 division...
  • Page 23 1000BASE-T Peak Differential Output Voltage and Level Accuracy Figure 2-5. Example Point D Measurement 9. Verify that the measurements meet specifications for all four points 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 24 1000BASE-T Peak Differential Output Voltage and Level Accuracy Note: This page is intentionally left blank. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 25: 1000Base-T Maximum Output Droop

    350 µH with an 8 mA DC bias. (The OCL requirement is explained in more detail in the ANSI TP-PMD, 100BASE-TX physical layer specification.) Figure 3-1. Example of Test Mode 1 Waveform 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 26: Test Equipment

    100 Ohm Resistive Load 2. Set the probe to divide by 10 and to full bandwidth. 3. Select the Droop: 40.6.1.2.2 Test from the 1000BASE-T PHY Configuration Tests menu in gigconf.exe. 4. Adjust the oscilloscope to the settings for Points F and G.
  • Page 27 -0.985 96.380% 1.022 0.985 96.380% -1.019 -0.985 96.663% 1.018 0.985 96.853% -1.019 -0.982 96.369% 1.012 0.983 97.134% Point H peak = 1.020 Volts: Figure 3-2. Example Maximum Output Droop Measurement, Point H 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 28 1000BASE-T Maximum Output Droop Point J, 500 ns after H = 0.984 Volts: Figure 3-3. Example Maximum Output Droop Measurement, Point J 9. Verify the measurements meet specifications 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 29: 1000Base-T Receiver Differential Input Signals (Bit Error Rate)

    Test Equipment • UUT with gigconf.exe software • Second PC running gigconf.exe with either a 1000BASE-T network interface card (NIC) or LAN on Motherboard (LOM) for the link partner • Various lengths of Category 5 cable between 1 and 100 meters One of the cable lengths should be equivalent to the maximum cable length described in the IEEE 802.3 standard, section 40.7.
  • Page 30: Calculating Bit Error Rate (Ber)

    1000BASE-T Receiver Differential Input Signals (Bit Error Rate) 3. On the UUT, go to the Transmit and Receive menu, and select the Transmit option. 4. Allow the proper number of frames to be sent (see Section 4.6). 5. After transmissions is complete, press the <Esc> key on the receiver first and then the transmitter to stop the test and record the following results: a.
  • Page 31: 1000Base-T Alien Crosstalk Noise Rejection

    Second PC with Ethernet network interface card (NIC) that can be forced to transmit 100BASE-TX scrambled idle signals • Third PC with gigconf.exe software with either a 1000BASE-T NIC or LAN on Motherboard (LOM) for a link partner Test Fixtures •...
  • Page 32 4. Verify Scrambled Idle Amplitude & record. Note: Signal amplitude may vary across various units. 5. Use the UUT and the 1000BASE-T unit to perform a BER test using the maximum cable length according to the procedure defined in Section 6.
  • Page 33: 1000Base-T Mdi Return Loss

    Test Procedure 1. Connect the equipment as shown in the figure below. Note: do not connect test fixture 40.8.3.1.C to the UUT's RJ-45 at this time. See Appendix A for more details. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 34 S11 Port RJ-45 Fixture 40.8.3.1.C 2. Select the Return Loss: 40.8.3.1 Test on the UUT from the 1000BASE-T PHY Configuration Tests menu in gigconf.exe. 3. Set the network analyzer to the settings as described below. Table 6-1. Network Analyzer Settings...
  • Page 35 3 = 20 * 0.477 = 9.54 dB 6. Connect fixture 40.8.3.1.C to the UUT’s RJ-45 and measure the LAN interface’s return loss on channel A. 7. Repeat the calibration and measurement process for the remaining three channels. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 36 IEEE 802.3 specification. 8. Verify the measurements meet specifications 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 37: 1000Base-T Mdi Common-Mode Output

    1. Connect the test equipment as shown in the figure below. Note: it is important to pay close attention to the grounding of test fixture 40-32. Inadequate grounding may lead to erroneous results. All ground connections should be as short as possible and continuous. Is is import to 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 38 — Bandwidth = full — Attenuation = set to divide by one 3. Select the Common-Mode Output: 40.8.3.3 Test on the UUT from the 1000BASE-T PHY Configuration Tests menu in gigconf.exe. 4. Set the scope settings for positive common-mode measurement.
  • Page 39 Figure 7-1. Common Mode Output Voltage: Negative Peak Figure 7-2. Common Mode Output Voltage: Positive Peak Ecm Output MDI Channel (mV pk-pk) 14.70 14.30 16.90 13.10 10. Verify the measurements meet specifications 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 40 1000BASE-T MDI Common-Mode Output Note: This page is intentionally left blank. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 41: 100Base-Tx Differential Output Voltage (Utp)

    Differential probe with at least 1 GHz bandwidth and capacitance less than or equal to 1 pF • Host computer running gigconf.exe ANSI X3.263-1995, p 28. Based on ANSI X3.263-1995, p 29, figure 12. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 42: Test Fixtures

    Vertical Range -1125 mV to +75 mV (1200 mV over the full vertical scale) Negative pulse width triggering: Trigger Type 116 ns lower bound, 128 ns upper bound Trigger Level -500 mV 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 43 Note: +V should be between 950 mV and 1050 mV. Although it is not specifically mentioned in specification 9.1.2.2, -V should also be between -950 mV and -1050 mV. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 44 Figure 8-3. Positive Peak Differential Output Voltage (+V = 1.014 V) peak Figure 8-4. Negative Peak Differential Output Voltage (-V = 1.011 V) peak 8. Verify the measurements meet specifications 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 45: 100Base-Tx Waveform Overshoot

    1% of the steady state voltage within [8.0] ns following the beginning of the differential signal transition.” Figure 9-1. Waveform Overshoot at Active Output Interface ANSI X3.263-1995, p 29. Based on ANSI X3.263-1995, p 29, figure 12. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 46: Test Equipment

    Trigger Type 116 ns lower bound, 128 ns upper bound Trigger Level 500 mV Large enough to enable viewing of one complete MLT-3 (3-level) Record Length waveform by scrolling horizontally Display Type Average 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 47 (make sure to check for both positive and negative waveform overshoot). An example of a 100BASE-TX waveform without overshoot is shown in Figure 9-3. However, if overshoot is present, the test should proceed to the next step (step 5). 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 48 -1000 mV and the overshoot voltage is 35 mV, then the percentage overshoot is: 35mV ------------------- - × 1000mV Figure 9-4. Calculating Overshoot 9. Verify the measurements meet specifications 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 49: 100Base-Tx Signal Amplitude Symmetry

    Figure 10-1. Calculating the Ratio of +V to -V From the plots in Section 1.014V ---------------- - 1.003 1.011V 0.98 ≤ 1.003 ≤ 1.02. Note: +V and -V have the same units (V). ANSI X3.263-1995, p 29. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 50 100Base-TX Signal Amplitude Symmetry Note: This page is intentionally left blank. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 51: 11 100Base-Tx Transmitter Return Loss

    Network analyzer calibration fixture (Appendix A.5) • CAT5 twisted pair cable (under 6 inches in length) 11.5 Test Procedure 1. Connect the test equipment and UUT as shown in Figure 11-1. ANSI X3.263-1995, p 29-30. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 52 6. Disconnect the test fixture, but keep it close to the UUT. 7. Perform a 1-port, full calibration with an open, short, and 100 Ω load by connecting the calibration fixture to the RJ-45 connection in place of the UUT. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 53 10. Set the marker to the worst case return loss between 2 MHz and 30 MHz. Record the amplitude (dB of return loss). 11. Repeat step 10 from 30 MHz to 60 MHz and from 60 MHz to 80 MHz. 12. Verify the measurements meet specifications. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 54 100Base-TX Transmitter Return Loss Note: This page is intentionally left blank. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 55: 100Base-Tx Rise And Fall Times

    The difference between the maximum and minimum of all measured rise and fall times shall be ≤ 0.5 ns.” Figure 12-1. Waveform Rise and Fall Times ANSI X3.263-1995, p 30. Based on ANSI X3.263-1995, p 29, figure 12. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 56: Test Equipment

    Trigger Type 116 ns lower bound, 128 ns upper bound Trigger Level 500 mV Large enough to enable viewing of one complete MLT-3 (3-level) Record Length waveform by scrolling horizontally Display Type Average 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 57 10. Confirm that the difference between the maximum and minimum of all measured rise and fall times is less than or equal to 0.5 ns. 11. Verify the measurements meet specifications. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 58 Note: The rise time (∆t) in Figure 12-3 is measured to be 3.68 ns. Figure 12-4. Positive Fall Time Measurement Note: The fall time (∆t) in Figure 12-4 is measured to be 3.63 ns. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 59 Note: The rise time (∆t) in Figure 12-5 is measured to be 3.68 ns. Figure 12-6. Negative Fall Time Measurement Note: The fall time (∆t) in Figure 12-6 is measured to be 3.83 ns. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 60 100Base-TX Rise and Fall Times Note: This page is intentionally left blank. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 61: 100Base-Tx Duty Cycle Distortion (Dcd)

    Differential probe with at least 1 GHz bandwidth and capacitance less than or equal to 1 pF • Host computer running gigconf.exe ANSI X3.263-1995, p 28. Based on ANSI X3.263-1995, p 30, figure 9-3. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 62: Test Fixtures

    -1200 mV to +1200 mV (2400 mV over the full vertical scale) Positive pulse width triggering: Trigger Type ~14 ns lower bound, ~18 ns upper bound Trigger Level 400 mV Display Type Average 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 63 In other words, the pulse should conform to the following: 15.50 ns ≤ Pulse Width ≤ 16.50 ns. 9. Record the results. 10. Repeat steps 4 through 9 for the mid-level negative waveform, as shown in Figure 13-5 Figure 13-6. 11. Verify the measurements meet specifications. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 64 100Base-TX Duty Cycle Distortion (DCD) Figure 13-4. Positive Pulse Width at 50% Figure 13-5. MLT-3 mid-level width at 50% levels 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 65 100Base-TX Duty Cycle Distortion (DCD) Figure 13-6. Negative pulse width at 50% amplitude level 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 66 100Base-TX Duty Cycle Distortion (DCD) Note: This page is intentionally left blank. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 67: 14 100Base-Tx Transmit Jitter

    1. Connect the test equipment and UUT as shown below. Digitizing Unit Under Test Oscilloscope (UUT) Differential Probe RJ-45 w/ 1 GHz BW Test Fixture 40-25 100 Ohm Resistive Load ANSI X3.263-1995, p 31. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 68 6. Use the scope’s vertical bar cursors to measure the widest “X” as shown in Figure 14-2. 7. Record the results. 8. Confirm that the resulting jitter is less than 1.4 ns. 9. Verify the measurements meet specifications. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 69: 100Base-Tx Differential Input Signals (Ber)

    Transmit computer with a Network Interface Card (NIC) or LAN On Motherboard (LOM) running gigconf.exe • Host computer running gigconf.exe ANSI X3.263-1995, p 32. Based on ANSI X3.263, p 32, figure 15. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 70: Test Fixtures

    PC than the transmit unit. If 1,199,995 good frames were received and 1,200,000 good frames were transmitted, then for 1,024 byte frames and zero missed packets the BER would be as follows: 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 71 This example passes because the resulting BER is less than 1 x 10 , which is the maximum specification. It is recommended that the test operator to obtain and read a copy of the gigconf.exe PHY Conformance & BER Test User’s Guide. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 72 100Base-TX Differential Input Signals (BER) Note: This page is intentionally left blank. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 73: 100Base-Tx Receiver Return Loss

    CAT5 twisted pair cable (under 6 inches in length) 16.5 Test Procedure 1. Turn on the network analyzer and let it warm up for five to ten minutes. ANSI X3.263-1995, p 32. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 74 8. From the 100 BASE-TX PHY Configuration Tests menu in gigconf.exe, select the RX Return Loss: 9.2.2 test. 9. Reconnect the test fixture to the UUT. The resulting network analyzer display should be similar to Figure 16-2. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 75 10. Set the marker to the worst case return loss between 2 MHz and 30 MHz. Record the amplitude (dB of return loss). 11. Repeat step 11 from 30 MHz to 60 MHz and from 60 MHz to 80 MHz. 12. Verify the measurements meet specifications. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 76 100Base-TX Receiver Return Loss Note: This page is intentionally left blank. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 77: 10Base-T Peak Differential Output Voltage On Td Circuit

    17.3 Test Equipment • Digitizing Oscilloscope (100 MHz or greater bandwidth) • Differential Probes (100 MHz or greater Bandwidth) • Host computer running gigconf.exe 17.4 Test Fixtures 100 Ω resistive load (Appendix 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 78: Test Procedure

    6. Decrease the lower bound parameter slowly in 6 ns increments until triggering resumes. 7. Decrease the upper bound parameter until it is 6 ns to 15 ns above the lower trigger bound parameter. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 79 5 MHz signal to a 10 MHz signal or from a 10 MHz signal to a 5 MHz signal. 9. Record the values. 10. Verify the measurements meet specifications. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 80 10Base-T Peak Differential Output Voltage on TD Circuit 10 MHz V Figure 17-3. Example 10MHz Measurement 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 81: 18 10Base-T Harmonic Content

    (UUT) Balun ~ 2 inch TPE cable Figure 18-1. Test Setup for 10Base-T Harmonic Content 2. From the 10 BASE-T PHY Configuration Tests menu in gigconf.exe, select the Harmonic Content: 1411.10.03 test. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 82 5. Record dBm at 10 MHz and dBm at highest amplitude harmonic. The difference between the two markers must be greater than 27 dBm to ensure compliance with IEEE standards and specifications. 6. Verify the measurements meet specifications. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 83: 10Base-T Td Circuit Impedance (Transmitter Return Loss)

    Network Analyzer with BNC cable as shown in Figure 19-1. Network Analyzer Unit Under Test (UUT) Balun ~ 2 inch TPE cable Figure 19-1. Test Setup for 10Base-T TD Circuit Impedance (Transmitter Return Loss) 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 84 For a 50 Ω load with the 100 Ω output of the balun, this becomes: 100Ω 50Ω --------------------------------- - RL_in_dB 100Ω 50Ω – which simplifies to: RL_in_dB = 20log 3 = 20 * 0.477 = 9.54 dB 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 85 7. Set the marker to the worst-case return loss between 5 MHz and 10 MHz inclusive. (The figure below provides a reference.) 8. Record the amplitude (dB) of the return loss. 9. Verify the measurements meet specifications. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 86 10Base-T TD Circuit Impedance (Transmitter Return Loss) Note: This page is intentionally left blank. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 87: 10Base-T Td Circuit Common-Mode Output Voltage

    Note: It is important to pay close attention to the grounding of test fixture 14-14. Inadequate grounding may lead to erroneous results. All ground connections should be as short as possible and 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 88 25 ns/division -80 mV to +80 mV (at 8 divisions, this equals 20 mV/ Vertical Scale division) Trigger Type Positive edge Trigger Level Typically 0 V to +50 mV Display Persistence Infinite persistence 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 89 10 ns/division -80 mV to +80 mV (at 8 divisions, this equals 20 mV/ Vertical Scale division) Trigger Type Negative edge Trigger Level Typically 0 V to -50 mV Display Persistence Infinite persistence 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 90 7. Adjust trigger level until just triggering on signal. Place cursor on maximum or peak voltage. (The figure below provides a negative peak reference.) Figure 20-3. Negative Peak Voltage Scope Reference 8. Record maximum or peak amplitude value(s). 9. Verify the measurements meet specifications. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 91: 10Base-T Transmitter Output Timing Jitter With Cable Model

    1. Insert CAT 5 cable, connected to twisted pair model, into UUT and attach differential probe to the test load as shown in Figure 21-1. Digitizing Unit Under Test Oscilloscope (UUT) Differential Probe RJ-45 w/ 1 GHz BW Test Fixture 40-25 100 Ohm Resistive Load 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 92 6. Decrease the lower bound parameter slowly in 6 ns increments until triggering resumes. 7. Decrease the upper bound parameter until it is 6 ns to 15 ns above the lower trigger bound parameter. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 93 6. Shift waveform to the right and find zero crossing at 8.5 BT ±7ns (approximately 850 ns). The graphic below provides a reference. 8.5 Bit Times (BT) 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 94 10Base-T Transmitter Output Timing Jitter with Cable Model 7. Set vertical cursors to record maximum closing of the eye. The difference between the two cursors should be recorded as the jitter measurement. 8. Verify the measurements meet specifications. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 95: 10Base-T Transmitter Output Timing Jitter Without Cable Model

    Test Fixtures 100 Ω UTP test load • (Appendix A.1) 22.5 Test Procedure 1. Insert CAT 5 cable into UUT and attach differential probe to the test load as shown in Figure 22-1. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 96 6. Decrease the lower bound parameter slowly in 6 ns increments until triggering resumes. 7. Decrease the upper bound parameter until it is 6 ns to 15 ns above the lower trigger bound parameter. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 97 6. Shift the waveform to the right and find zero crossing at 8.5 BT ±7 ns (approximately 850 ns). 8.5 Bit Times (BT) 7. Set vertical cursors to record the maximum closing of the eye. The difference between the two cursors should be recorded as the jitter measurement. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 98 10Base-T Transmitter Output Timing Jitter without Cable Model 8. Verify the measurements meet specifications. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 99: 10Base-T Rd Receiver Circuit Signal Acceptance Test (Ber)

    Transmit computer with a Network Interface Card (NIC) or LAN On Motherboard (LOM) running gigconf.exe • Host computer running gigconf.exe ANSI X3.263-1995, p 32. Based on ANSI X3.263, p 32, figure 15. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 100: Test Fixtures

    "RX No Resources", "RX No Buffers", or a large number of missed packets. This complicates the BER calculation and the equations for the calculations will not yield accurate BER numbers. The TX transmit speed (frames per second) can 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 101 This example passes because the resulting BER is less than 1 x 10 , which is the maximum specification. It is recommended that the test operator to obtain and read a copy of the gigconf.exe PHY Conformance & BER Test User’s Guide. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 102 10Base-T RD Receiver Circuit Signal Acceptance Test (BER) Note: This page is intentionally left blank. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 103: 10Base-T Rd Circuit Differential Input Impedance (Receiver Return Loss)

    Network Analyzer with BNC cable as shown below. Do not connect the CAT 5 cable to the UUT at this time. Network Analyzer Unit Under Test (UUT) Balun ~ 2 inch TPE cable 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 104 For a 50 Ω load with the 100 Ω output of the balun, this becomes: 100Ω 50Ω --------------------------------- - RL_in_dB 100Ω 50Ω – which simplifies to: RL_in_dB = 20log 3 = 20 * 0.477 = 9.54 dB 6. Connect the CAT5 cable to the UUT. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 105 3 . 0 0 0 0 00 M Hz STOP 1 3 . 0 0 0 0 0 0 M Hz 8. Record the amplitude (dB) of the return loss. 9. Verify the measurements meet specifications. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 106 10Base-T RD Circuit Differential Input Impedance (Receiver Return Loss) Note: This page is intentionally left blank. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 107: 1000Base-T Test Fixtures And Calibration Load Fixtures

    1000Base-T Test Fixtures and Calibration Load Fixtures Appendix A: 1000Base-T Test Fixtures and Calibration Load Fixtures Note: When building test fixtures, it is important to remember that an improper or unstable design may cause measurement errors. Please refer to the IEEE specification for schematics for the needed test fixtures.
  • Page 108: Fixture 40.6.1.1.1.A - Differential Breakout Cable

    1000Base-T Test Fixtures and Calibration Load Fixtures Fixture 40.6.1.1.1.A - Differential Breakout Cable A short cable is required for the transmitter jitter test and for the alien crosstalk tests. It is connected to the end of long test cables by using a CAT 5 patch connector and is approximately 10 inches in length.
  • Page 109 1000Base-T Test Fixtures and Calibration Load Fixtures 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 110: Fixture 40.8.3.1.A

    1000Base-T Test Fixtures and Calibration Load Fixtures Fixture 40.8.3.1.A Fixture 40.8.3.1.A is a Balun test fixture. A North Hills NH13732 or similar balun should be used. Fixture 40.8.3.1.B Fixture 40.8.3.1.B is used to calibrate the network/spectrum analyzer. The illustration shows the network analyzer calibration loads.
  • Page 111: Fixture 40.8.3.1.C

    1000Base-T Test Fixtures and Calibration Load Fixtures Fixture 40.8.3.1.C Fixture 40.8.3.1.C is a square pin fixture for MDI return loss. It allows a single Balun to test all 4 channels. The short CAT 5 cable with four pairs of square pints mates to the Balun test fixture for return loss tests.
  • Page 112: Fixture 40-28B

    1000Base-T Test Fixtures and Calibration Load Fixtures Fixture 40-28B Fixture 40-28B is also used for the alien crosstalk noise rejection test. Fixture 40-32 Fixture 40-32 is used to test common-mode output voltage and is required for IEEE 802.3, Section 40.8.3.3. A schematic for fixture 40-32 can be obtained in the IEEE 802.3 specifications.
  • Page 113 1000Base-T Test Fixtures and Calibration Load Fixtures Note: Fixture 40-32’s copper tape ground plane is soldered directly to the metal shield on the RJ-45. The fixture’s RJ-45 shield connects to the UUT shielded connector. The lower row of test pins are all connected to the UUT chassis ground (indirectly) through the fixture’s copper ground plane.
  • Page 114 1000Base-T Test Fixtures and Calibration Load Fixtures Figure 24-1. 40-32 Schematic 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 115: Test Fixture Construction Tips And Information

    6. When using twisted pair Ethernet cable to build test fixtures (or very short test cables), use solid conductor Category 5 cable. The impedance is better controlled than Category 5 patch cable and Category 3 cable. Also, solid conductor Category 5 cable has lower insertion loss. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 116: Connector Pin-Out, And Ethernet Cable Wire Assignment

    B+ to A+ C+ to C- C+ to D+ C- to C+ C- to D- B- to B- B- to A- D+ to D+ D+ to C+ D- to D- D- to C- 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 117: Worst-Case Cable For Jitter

    5. Verify that the splices will not create a short on any of the twisted pair wires with each other. Heat shrink or kapton tape can be should be used to insulate the splices. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 118 2. It is labor intensive. The individual pairs need to be twisted to a consistent number of twists per foot and wrapped with an insulator. 3. Post construction testing is rigorous. Measurements are required for all four channels. The following tables provide additional information regarding Jitter test cable. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 119 50 MHz 80 MHz 100 MHz 0.6333 0.8905 1.1827 1.632 1.6982 0.6695 0.9165 1.262 1.9602 1.7455 blbr 0.6674 0.8969 1.1465 1.8189 1.6671 0.6896 0.8907 1.219 1.7077 1.7382 Average 0.66 0.90 1.20 1.78 1.71 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 120 Worst-Case Cable for Jitter Note: This page is intentionally left blank. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 121: Other Test Fixtures

    100Base-TX Balun Test Fixture Balun Balun Open Circuit Inductance Test Fixture Note: This is an optional test, not currently documented. 50 ohm Balun 100 ohm RJ-45 10 kohm pot. 0.33uF 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 122: Receiver Common-Mode Rejection Test Fixture

    Note: This is an optional test, not currently documented. To Ethernet Receiver (Unit input To Ethernet Traffic Under Test) Generator Receiver Common-Mode Rejection Test cable with two identical value resistors , and 449 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 123: 10Base-T Balun Test Fixture

    47.5 ohms Stake Pin Pin 2 Pin 1 49.9 47.5 ohms RJ-45 Male ohms Stake Pin Alligator Clip Text Fixture 14-14 Chasis Common-Mode Output Voltage Test Circuit Ground 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 124: 10Base-Tx 14_7 Twisted-Pair Model

    Other Test Fixtures 10BASE-TX 14_7 Twisted-Pair Model Figure D-1. 10BASE-TX 14_7 Twisted-Pair Model 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 125: Building And Testing Utp Lan Cables To Insertion Loss Specifications

    For the through connect, connect the 100Ω side of one balun to the 100Ω side of the other balun via a very short CAT5 twisted pair cable. b. For the isolation measurement, terminate each balun’s 100Ω side with a 100Ω resistor. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 126: Measuring The Insertion Loss Of The Twisted Pair Cable

    11. Record the insertion loss value for the marker at 16 MHz. The analyzer in should be in continuous sweep mode. 12. Recalibrate if required, and measure the cable's RX insertion loss (green & green/white). 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 127: Alternate Insertion Loss Measurement Techniques

    ± 0.20 dB CAT5 2.5 dB 16 MHz ± 0.20 dB CAT5 5.0 dB 16 MHz ± 0.20 dB CAT5 7.5 dB 16 MHz ± 0.20 dB CAT5 10.0 dB 16 MHz 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 128 Building and Testing UTP LAN Cables to Insertion Loss Specifications Note: This page is intentionally left blank. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 129: Reducing Measurement Error By Avoiding Cable Bending

    1 meter of CAT5 Twisted-Pair Cable connected to a differential TDR plug- in on a Tektronix 11801 oscilloscope. Split Dot Cursor positions are fixed at the fifth and seventh graticles (cursors at 23.025ns and 23.225ns). 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 130 Cursor 1 = 112.2 ; Cursor 2 = 103.9 Lower Z is caused by dielectric Higher Z is caused by “bird cage” effect compression (Conductors are closer (Conductors are farther apart). together). 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 131 By separating the wires in the pair by 0.003 inches, the cable impedance increased to 111.9 ohms at the point of separation. This is similar to the impedance produced when a kinked cable is straightened— the wires can “birdcage” or separate. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 132 Reducing Measurement Error by Avoiding Cable Bending Note: This page is intentionally left blank. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 133: Troubleshooting Guide

    “Write” is used, as there may be more than one per screen. • Do not use the automatic measurement features on the scope (if available). These features often do not correctly measure the desired waveform characteristics and as such are unreliable. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 134: Network Analyzer Setups

    Conformance Problems Several factors can cause boards to fail PHY conformance testing. The best way to prevent failure is to follow Intel’s reference schematic and board layout guidelines which can be found in the product design kit. Many of the tests described in this document deal with the transmitter characteristics. If the transmitter fails to meet specification, the link partner’s receiver may fail to correctly receive the...
  • Page 135: Overshoot (Ansi Specification 9.1.3)

    DC offset, and in doing so would distort the waveform even more (because the zero point would become ambiguous). 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 136: Return Loss (Ansi Specifications 9.1.5 And 9.2.2)

    Transformers only pass AC current. If the signal being transmitted stays at ‘1’ or ‘0’ for any great length of time, it will begin to look like a DC signal to the transformer. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 137: Duty Cycle Distortion (Ansi Specification 9.1.8)

    This problem can be aggravated on a longer cable. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 138: Transmit Jitter (Ansi Specification 9.1.9)

    Ground around the networking chip and around other chips that may add noise to V . A metal top layer with several large via’s down to the ground plane can reduce the problem. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 139: Differential Input Signals (Ansi Specification 9.2.1)

    Verify the following for both of the differential pairs (TDP and TDN, RDP and RDN) from the PHY to the magnetics module: 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 140 These are typically 22 µF tantalum capacitors on the V PRO/100 adapters 4.7 µF ceramic ® ™ motherboards. However, for the family of Intel EtherExpress capacitors are used. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 141: Manual Register Settings

    In some cases, the user may chose to perform the recommended tests manually. This appendix contains information on the manual register settings that must be completed to perform various tests in various 1000BASE-T silicon. For information on how to perform the manual test procedure, please refer to the appropriate IEEE specification document.
  • Page 142: 82541 And 82547 Families

    Reg 0 = 8000 Reg 4 = 0021 Reg 9 = 0000 Reg 16 = 3C08 1411.11.05 Reg 0 = 8000 Reg 4 = 0021 Reg 9 = 0000 Reg 16 = 3C08 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 143 Reg 16 = 0B08 Reg 0 = 8140 Reg 16 = 0F08 Reg 9 = 8200 40.8.3.3 Reg 16 = 0B08 Reg 0 = 8140 Reg 16 = 0F08 Reg 9 = 8200 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 144 Manual Register Settings Note: This page is intentionally left blank. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 145: 100Base-Tx Test Procedure For The 82544 Chip

    100Base-TX physical layer testing with the 82544. To make 100Base-TX testing easier, most Intel 825xx physical layer chips allow the test operator to disable scrambling and 4B/5B encoding, by setting the appropriate bits in the phy registers. By...
  • Page 146: Specification 9.1.2.2 - Differential Output Voltage (Utp)

    — Register settings are provided in Appendix H.3. • phyconf.exe Software — This software can be used if an Intel 10/100 LAN partner is used to transmit 100Base-TX scrambled idles. Register settings are provided in a separate document. • Test Fixtures — See Appendix A.1.
  • Page 147: Specification

    2. Use software or firmware control to force the unit under test to transmit frames in 100BASE- TX mode. The data pattern is NOT important. Leave Scrambling ENABLED (the phy’s default or normal mode of operation). 3. Configure the oscilloscope according to Table I-1 Table I-2. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 148 +3.5 divisions to +4.0 divisions Negative, Pulse Width Triggering: Trigger Type ~108 ns lower bound, ~116 ns upper bound Trigger Level -500 mV Trigger Signal Differential signal at the pins of the test load. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 149 Although it is not specifically mentioned in specification 9.1.2.2, -Vout should be between –950 mV and –1050 mV. Figure I-3 Figure I-3 provide examples of data for differential output voltage. Figure I-3. Positive Peak Differential Output Voltage 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 150: Specification 9.1.6 - Rise/Fall Times

    I.4.3 Test Equipment • Digitizing Oscilloscope with at least 1 GHz bandwidth • Differential Probe with 1 GHz or greater bandwidth (like P6247) • Host computer with gigconf.exe software (for 82554 silicon). 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 151: Test Fixtures

    1. Set the trigger level to ~500 mV. 2. Select Pulse-Width triggering. 3. Start with the upper bound at ~118 nsec, and the lower bound at ~106 nsec. 4. Set the Trigger Mode to NORMAL. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 152 Move the other cursor to the bottom side of the mid-level shoulder. Record the values of both cursors. [See Figure I-5 Figure I-6.] Figure I-5. Lower-left MLT-3 mid-level, lower cursor 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 153 Move the other cursor to the bottom side of the mid-level shoulder. Record the values of both cursors. [See Figure I-7 Figure I-8.] Figure I-7. Lower-right MLT-3 mid-level, lower cursor 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 154 The average of these two cursor levels is the pulse top voltage that is used to calculate the 10% and 90% points on the rising and falling edges. [See Figure I-9 Figure I-10.] Figure I-9. Positive Pulse Peak, lower cursor 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 155 For the sake of brevity (and to avoid repetition) example plots are not provided for a negative pulse. Figure I-11 Figure I-12 Section I.4.7 are examples of what the data may look like for a positive pulse. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 156: 10% And 90% Of Positive Peak Voltage Calculations

    10% pt = -21.75 mV + 97.825 mV = 76.075mV; 90% pt = 956.5 – 97.825 mV = 858.675mV Target 10% point = 76.075mV Target 90% point = 858.675mV Figure I-11. Rise-Time, 10% Cursor (left) and 90% Cursor (right) 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 157: 9.1.6 Rise And Fall Times

    Measured rise and fall times must be within the range between 3.0 nsec. and 5.0 nsec. The maximum variation in any rise time with respect to any fall time shall be 0.5 nsec or less. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 158: Specification 9.1.8 - Duty Cycle Distortion (Dcd)

    Test Equipment • Digitizing oscilloscope with at least 1 GHz bandwidth • P6247 Differential Probe (or equivalent differential probe) • Host computer with gigconf.exe software I.5.5 Test Fixtures 100 ohm termination fixture 9.1.2.A. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 159: Test Procedure

    Positive, Pulse Width Triggering: Trigger Type ~14 ns lower bound, ~18 ns upper bound (If shorter pulses are used, the lower bound may be lowered.) Trigger Level +400 mV Trigger Signal 16 ns positive pulse. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 160 100Base-TX Test Procedure for the 82544 Chip Figure I-14. 16 ns pulse peaks used to calculate 50% levels Figure I-15. Positive pulse width at 50% amplitude level 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 161: Duty Cycle Distortion Data

    16 nsec spacing – That is, each edge of each pulse is allowed +/- 25 nsec deviation, so the net result is a range from 15.50 nsec to 16.50 nsec. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...
  • Page 162 100Base-TX Test Procedure for the 82544 Chip Note: This page is intentionally left blank. 1000BASE-T/100BASE-TX/10BASE-T Physical Layer Compliance Tests Manual Intel Confidential...

This manual is also suitable for:

100base-tx10base-t

Table of Contents