Ic Pin Description; Ic Block Diagrams - Sony ICF-CD832 Service Manual

Fm/am cd clock radio
Hide thumbs Also See for ICF-CD832:
Table of Contents

Advertisement

ICF-CD832

5-13. IC PIN DESCRIPTION

• IC401 uPD789477GC-A28-8BT (SYSTEM CONTROL)
Pin No.
Pin Name
I/O
1 to 29
NC
Note used (Open)
30 to 37
SEG7 to SEG0
O
LED segment driver signal output
38
AVDD
Power supply pin (+3.3 V)
39
FSEQ
I
CD frame sync input
40
CD OPEN
I
CD open detection signal input
41
VERSION
I
Distination select signal input
42, 43
KEY1, KEY0
I
Key data input
44 to 46
SW2 to SW0
I
Switch data input
47
AVSS
Ground
48
NC
Not used (Open)
49
AC IN
I
AC power failure detection signal input
50
WRQ
I
CD write request data input
51
50/60HZ
I
LED display sync signal input
52
BUZZER
O
Beep sound output
53
CD DATA IN
I
CD serial data input
54
DATA
I/O
CD serial data input/ouput
55
CLK
O
CD serial clock signal output
56
LAT
O
CD latch signal output
57
DRF
I
CD DRF signal input
58
XRST
O
CD reset signal output
59
A MUT
O
Audio mute control signal output
60
POWER ON
O
Power AMP standby control signal output
61
BRIGHTNESS
O
LED brightness control signal output
62 to 68
SEG14 to SEG8
O
LED segment driver signal output
69
IC
Connecting to Ground
70
XT1
Sub system clock (32.768 kHz)
71
XT2
Sub system clock (32.768 kHz)
72
VDD0
Power supply pin (+3.3 V)
73
VSS0
Ground
74
X1
Main system clock (4.19 MHz)
75
X2
Main system clock (4.19 MHz)
76
RESET
System reset signal input
77
RADIO ON
O
Radio power supply control signal output
78
CD ON
O
CD power supply control signal output
79
CD/RADIO
O
CD/RADIO indicator drive signal output
80
NAP LED
O
NAP indicator drive signal output
Pin Description
26

5-14. IC BLOCK DIAGRAMS

IC701 LC78646E-E (CD Board)
80
79
78 77 76 75 74 73 72 71
FIN1
+
MIX
FIN2
+
LPF
TIN1
+
TBAL
TIN2
+
TBAL
LEVEL SET
REFI
RAM
DEFECT
SERVO PROCESSOR
A/D
ADAVDD
ADAVSS
JITTC
JITTER
DETECT
SLCO
SLCO
1
SLCIST
SLICE LEVEL
SLCIST
2
EFMIN
CONTROL
EFMIN
3
RF
4
RF
RFVDD
5
PDO1
RFVSS
6
PDO2
FIN1
FIN1
7
FR
FIN2
PLL
FIN2
8
PCKIST
VCEC
TIN1
VVDD
9
TIN1
TIN2
VVSS
CLV,CAV
TIN2
10
VREF
CONTROL
SBCK/FG
VREF
11
REFI
REFI
12
FE
FE
13
16MOUT
TEC
TEC
14
XVSS
TE
TE
15
CLOCK
XIN
RFMON
GENERATOR
RFMON
16
XOUT
JITTC
XVDD
JITTC
17
ADAVDD
18
WRQ
ADAVDD
ADAVSS
CL
ADAVSS
19
TDO
CE
COMMAND
TDO
20
INTERFACE
DI
DO
CONT1-3
GENERAL PURPOSE
SBCK/CONT6
PORTS
CONT4,5
8FS
DIGITAL FILTER
1BIT DAC
21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38
26
70
69 68 67 66
65 64 63 62 61
AGC
EQ
PH
BH
SW
LPF
+
LPF
+
+
RFMON
MONI
+
CONT
VREF
DATA
LDD
TRACK JUMP
APC
LDS
DATACK
LRSY
ASDFIN
AUTO ADJUST
ASDACK
ASLRCK
TDO
FDO
16MOUT
S/H
SW
D/A
SPDO
EFLG
SLDO
C2F
GPDAC
XVSS
DRF
FSX/16MIN
DRF
XIN
XOUT
RUPTURE DEFECT
XVDD
RVDD
FRAME SYNC
RCHO
FSEQ
DETECT,PROTECT,INSERT,
RVSS
EFM DECODE
LVSS
V/P
LCHO
LVDD
SUBCODE DECODE CRC
MONI1-5
MONITOR SIGNAL SELECTOR
RAM
EFLG
ERROR
CORRECTION
C2F
AUDIO CD
FSX/16MIN
ASDFIN
ASDACK
EXTERNAL
ASLRCK
AUDIO IN
INTERPOLATION
DATA
MUTE
SERIAL
DATACK
OUT
LRSY
ATTENUATION
DEEMPHASIS
AUDIO OUT
LVDD
LVSS
LCHO
LPF
RCHO
RVDD
RVSS
39 40
60
DATA
59
DATACK
58
LRSY
57
ASDFIN
56
ASDACK
55
ASLRCK
54
16MOUT
53
EFLG
52
C2F
51
XVSS
50
FSX/16MIN
49
XIN
48
XOUT
47
XVDD
46
RVDD
45
RCHO
44
RVSS
43
LVSS
42
LCHO
41
LVDD

Advertisement

Table of Contents
loading

Table of Contents