Tft Board (4/8) (Xav-Ax200) - Sony XAV-AX200 Service Manual

Hide thumbs Also See for XAV-AX200:
Table of Contents

Advertisement

2018/04/20 05:09:38 (GMT+09:00)
5-20. SCHEMATIC DIAGRAM - TFT Board (4/8) (XAV-AX200) -
1
TFT BOARD
(4/8)
A
R238
[4]
A_RMA0
R236
33R
[4]
A_RMA1
[4]
A_RMA2
R229
33R
[4]
A_RMA3
[4]
A_RMA4
R230
33R
[4]
A_RMA5
R232
[4]
A_RMA6
R203
33R
[4]
A_RMA7
R233
[4]
A_RMA8
R227
33R
[4]
A_RMA9
[4] A_RMA10
R235
33R
B
[4] A_RMA11
[4] A_RMA12
R228
33R
[4] A_RMA13
[4] A_RMA14
33R
R240
[4] A_RMA15
[4] A_RDQS0H
[4] A_RDQS0H#
[4] A_RDQS0L
[4] A_RDQS0L#
R65
10R
[4] A_RDQM0L
[4] A_RDQM0H
R66
RN13
[4]
A_RWE
[4]
A_RODT
[4]
A_RCAS
[4]
C
A_RRAS
10Rx4
R298
[4] A_RRESET
R297
33R
[4]
A_RBA2
R299
[4]
A_RBA1
R296
33R
[4]
A_RBA0
D
M15
GND
M14
GND
M13
GND
M12
GND
M11
GND
M10
GND
M9
GND
M8
GND
M7
GND
L16
GND
L15
GND
E
L14
GND
L13
GND
L12
GND
L11
GND
L10
GND
L9
GND
L8
GND
L7
GND
K15
GND
K14
GND
K13
GND
K12
GND
K11
GND
K10
GND
K9
GND
K8
GND
J14
GND
F
J13
GND
J12
GND
Y7
GND
Y4
GND
Y2
GND
W6
GND
F
XAV-AX200/AX200C2
2
3
4
[4]
A_RMD4
[4]
A_RMD6
33R
W8
T2
[4]
A_A0
A_D0
A_RMD0
[4]
A_RMD2
Y6
AB4
A_A1
A_D1
[4]
A_RMD1
R226
33R
M3
T1
[4]
A_RMD0
A_A2
A_D2
A_RMD2
[4]
T3
AA5
[4]
A_A3
A_D3
A_RMD3
R231
33R
V4
R1
A_A4
A_D4
[4]
A_RMD4
[4]
A_RMD11
R4
AA6
A_A5
A_D5
A_RMD5
[4]
33R
W4
R2
[4]
A_RMD13
[4]
A_A6
A_D6
A_RMD6
P4
AB5
A_A7
A_D7
[4]
[4]
A_RMD7
A_RMD9
33R
Y3
AA3
A_A8
A_D8
A_RMD8
[4]
[4]
A_RMD15
M4
V1
[4]
A_A9
A_D9
A_RMD9
R239
33R
AA8
AA4
[4]
A_A10
A_D10
A_RMD10
Y5
U1
A_A11
A_D11
A_RMD11
[4]
[4]
A_RMD12
R237
33R
W7
AB2
A_A12
A_D12
A_RMD12
[4]
[4]
A_RMD8
N4
U2
[4]
A_A13
A_D13
A_RMD13
R234
33R
[4]
W5
AB3
A_RMD14
A_A14
A_D14
[4]
A_RMD14
AB8
V2
A_A15
A_D15
A_RMD15
[4]
[4]
A_RMD10
AA2
U4
[4]
A_DQS1
A_VREF
A_VREF
C316
AB1
U3
A_DQS1B
A_PLL33
DDR_PLL33
[3]
W2
M5
[4]
A_RMD1
A_DQS0
A_VDDQ
DDR_1V5
[3,4]
Y1
N5
[4]
A_DQS0B
A_VDDQ
A_RMD3
AA1
P5
A_DM0
A_VDDQ
[4]
A_RMD7
W1
R5
A_DM1
A_VDDQ
10R
N1
T5
[4]
A_RMD5
A_WE_B
A_VDDQ
N2
U5
A_ODT
A_VDDQ
P1
V5
A_CAS_B
A_VDDQ
P2
V6
A_RAS_B
A_VDDQ
P3
V7
A_RST_B
A_VDDQ
M1
V8
A_BA2
A_VDDQ
[3,4]
V3
AB7
DDR_1V5
A_BA1
A_CKE
A_RCKE
[4]
M2
AB6
[4]
A_BA0
A_CK
A_RCLK
33R
AA7
A_CKB
[4]
A_RCLK#
33R
R24
R25
75R
75R
C26
10pF
AVDD33
[3]
PLL_VDD33
[3]
G12
PLLC_AVDD
[3]
G11
PLL_AVDD
PLL_1V2
U12
VDD11
CORE_1V1
T15
[3,5]
VDD11
T12
VDD11
T11
VDD11
T10
VDD11
T9
VDD11
T8
VDD11
T7
VDD11
R15
VDD11
R14
VDD11
R13
VDD11
R12
VDD11
R7
VDD11
P7
VDD11
K17
VDD11
K16
VDD11
K7
VDD11
J16
VDD11
J15
VDD11
J11
VDD11
J10
VDD11
J7
VDD11
J9
VDD11
J8
VDD11
H15
VDD11
H14
VDD11
H13
VDD11
H12
VDD11
H11
VDD11
OTP_V25
C299
5
6
RN11
2
1
[4]
DDR_D4
[3,4]
4
3
DDR_1V5
DDR_D6
[4]
6
5
DDR_D2
[4]
8
7
DDR_D0
[4]
10Rx4
RN15
DDR_D11
[4]
N3
DDR_D13
[4]
[4]
A_RMA0
A0
P7
[4]
A_RMA1
A1
DDR_D9
[4]
P3
[4]
A2
A_RMA2
[4]
DDR_D15
N2
[4]
A3
A_RMA3
10Rx4
P8
[4]
A_RMA4
A4
RN16
P2
[4]
A_RMA5
A5
DDR_D12
[4]
R8
[4]
A6
A_RMA6
DDR_D8
[4]
R2
[4]
A_RMA7
A7
T8
[4]
[4]
DDR_D14
A_RMA8
A8
R3
[4]
A9
A_RMA9
DDR_D10
[4]
L7
[4] A_RMA10
A10/AP
10Rx4
R7
[4] A_RMA11
RN17
A11
N7
DDR_D1
[4]
[4] A_RMA12
A12
T3
[4] A_RMA13
A13
[4]
DDR_D3
T7
[4] A_RMA14
A14
DDR_D7
[4]
M7
[4] A_RMA15
NC
VREFDQ
DDR_D5
[4]
D3
10Rx4
[4]
A_RDQM0H
DMU
E7
[4]
A_RDQM0L
DML
C7
[4]
DQSU
A_RDQS0H
B7
[4]
A_RDQS0H#
DQSU#
F3
[4]
A_RDQS0L
DQSL
[3,4]
G3
[4]
DQSL#
DDR_1V5
A_RDQS0L#
K1
[4]
A_RODT
ODT
R22
L2
CS#
10K
M2
[4]
A_RBA0
BA0
C28
C27
N8
[4]
A_RBA1
BA1
NC
M3
[4]
BA2
104
A_RBA2
[4]
[4]
L3
[4]
WE#
A_RWE
A_VREF
A_RVREF
J3
[4]
A_RRAS
RAS#
K3
[4]
C30
C29
A_RCAS
CAS#
104
104
[3,4]
[3,4]
DDR_1V5
DDR_1V5
C207
C194
C302
C282
C283
C284
C285
C286
C287
C288
C289
C290
C291
10uF
10uF
104
10uF
104
104
104
104
104
104
104
104
104
Power bypass cap. for VDDQ_15
43
43
7
8
[3,4]
DDR_1V5
E3
[4]
DQ0
DDR_D0
F7
DQ1
DDR_D1
[4]
F2
DQ2
DDR_D2
[4]
F8
[4]
DQ3
DDR_D3
H3
[4]
DQ4
DDR_D4
1
2
3
7
8
9
H8
DQ5
DDR_D5
[4]
A
G2
VDDQ
DQ13
DQ15
DQ12
VDDQ
VSS
DQ6
DDR_D6
[4]
B
H7
[4]
DQ7
DDR_D7
VSSQ
VDD
VSS
/DQSU
DQ14
VSSQ
D7
C
DQ8
DDR_D8
[4]
VDDQ
DQ11
DQ9
DQSU
DQ10
VDDQ
C3
DQ9
DDR_D9
[4]
D
C8
VSSQ
VDDQ
DMU
DQ8
VSSQ
VDD
[4]
DQ10
DDR_D10
E
C2
DQ11
DDR_D11
[4]
VSS
V
S
S
Q
DQ0
DML
V
S
S
Q
VDDQ
A7
F
DQ12
DDR_D12
[4]
VDDQ
D
Q
2
DQSL
DQ1
D
Q
3
VSSQ
A2
[4]
DQ13
DDR_D13
G
B8
VSSQ
DQ6
/DQSL
VDD
VSS
VSSQ
DQ14
DDR_D14
[4]
H
A3
DQ15
DDR_D15
[4]
VDDQ
DQ4
DQ7
DQ5
VDDQ
J
NC
VSS
/RAS
CK
VSS
NC
H1
VREFDQ
A_RVREF
[4]
K
M8
ODT
V
D
D
/CAS
/CK
V
D
D
CKE
VREFCA
L
NC
/CS
/WE
A10/AP
ZQ
NC
J7
M
[4]
CK
A_RCLK
V
S
S
BA0
BA2
NC
VREFCA
V
S
S
K7
CK#
[4]
N
A_RCLK#
K9
[4]
VDD
A3
A0
A12/BC#
BA1
VDD
CKE
A_RCKE
P
VSS
A5
A2
A1
A4
VSS
T2
R
RESET#
[4]
A_RRESET
VDD
A7
A9
A11
A6
VDD
L8
ZQ
T
VSS
/RST
A13
NC
A8
VSS
J1
R23
NC
J9
NC
L1
240R/1%
NC
L9
NC
NOM. 2Gb
MAX. 4Gb
1. NT5CB128M16FP-DI -40 ~95
Power bypass cap. for VDDQ_15
C303
C304
C305
C306
C309
C310
C311
C312
C314
C315
C354
C355
C375
104
104
104
104
104
104
104
104
104
104
100P
XAV-AX200/AX200C2
SYS SET

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Xav-ax200c2

Table of Contents