ASROCK X299 Taichi XE Manual page 71

Hide thumbs Also See for X299 Taichi XE:
Table of Contents

Advertisement

Intel Speed Shift Technology
Enable/Disable Intel Speed Shift Technology support. Enabling will expose the
CPPC v2 interface to allow for hardware controlled P-states.
Intel Turbo Boost Technology 3.0
Intel Turbo Boost Technology 3.0 enables the processor to run above its base operating
frequency when the operating system requests the highest performance state.
Adjust Pll
Adjust the Pll for higher -BCLK ration combination.
Pll Trim
Adjust the Pll value between +63 ro -63.
Pll Trim Prefix
Adjust the Pll Trim Prefix.
Pll Trim for Memory Controller
Adjust the MC-Pll value between +63 ro -63.
Pll Trim for Prefix Memory Controller
Adjust the MC-Pll Trim Prefix.
TJ-Max offset
Adjust the TJ-Max offset.
DCST LUT0
Configure the DCST LUT0.
DCST LUT1
Configure the DCST LUT1.
DCST LUT2
Configure the DCST LUT2.
DCST LUT3
Configure the DCST LUT3.
AVX2 Negative Offset
AVX2 Negative Offset reduces core frequency. The AVX2 Negative Offset specifies a
64

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents